Field Applications Engineer for Real Intent at Sunnyvale, CA

Strategic Account Manager for Atrenta at San Jose, CA

Sr. Field Applications Engineer (San Jose, CA & Austin, TX) for Atrenta at San Jose, CA

Senior A Er ElectoMagnetic EM for EDA Careers at San Jose, CA

Sr. Software Engineer for DCG Systems at Fremont, CA

Senior SW Developer RF Circuit Simulation for EDA Careers at San Jose, CA

The EDA & MCAD/MCAE Almanac: Q2 2011
Latest post : May 20, 2013, 4:59:pm
EDA User News and Reviews

PLDA - The PLDA SoMZ-7045 (based on the Xilinx Zynq AP SoC) combines the flexibility and ease …

CAST - Implements a Real Time Transport Protocol (RTP) hardware stack that encapsulates …

Arasan Chip Systems, Inc. - The Arasan USB 2.0 PHY IP core is a transceiver compliant with the …

Posedge Inc - The Posedge Quad Serial Flash Controller (PE-SFC) IP provides an interface to …

Digital Core Design - DμART, the newest IP Core mastered by Digital Core Design, is one of …

 IP Search

Find detailed information about thousands of commercially available IP blocks from more than 230 suppliers.

Fundamentals of Floor Planning A Complex SoC, Kilopass Floor planning is among the most crucial steps in the design of a complex system-on-a-chip (SoC), as it represents the tradeoffs between marketing objectives …

HES-7 ASIC Prototyping, Aldec Co-authored by: Slawek Grabowski and Zibi Zalewski, Aldec, Inc. & Kirk Saban, Xilinx, Inc. This paper highlights possibilities of ASIC …

Superconducting RF Cavity Performance Degradation after Quenching in Static Magnetic Field, Comsol Featured Paper by I. Terechkine, T. Khabiboulline & D. Sergatskov Performance degradation of a superconducting RF cavity after quenching in an external …

Michigan Expo & Tech Forum - May 23, 2013 at To Be Decided - May 23, 2013

DAC 2013 at Austin Convention Center Austin TX - Jun 2 - 6, 2013

VHDL Golden Reference Guide, by Doulos.

Charge Pump Circuit Design - Chapter 1, by Feng & Tapan.

LabVIEW Graphical Programming - Preface, by Gary W. Johnson, Richard Jennings.

SystemVerilog Assertions Golden Reference Guides, by Doulos.