"2010: Easier Statistical Timing Analysis", Ruben Molina Extreme DA

"New ConnX D2 DSP Engine", Chris Rowen, CTO Tensilica

	Russ Henke EDA Weekly Altium Limited – Focus on the Americas :After devoting the first three issues of EDA Weekly under this writer's byline to “The Role of …
Archived Weeklys

	Mark Gilbert Careers Corner A Must Read for Companies and Candidates…”My thoughts on BOTH sides of INTERVIEWING”… DVCON, the HOT LITTLE Show!
Archived Carrers Corner

	Dr. Russ Henke EDA & IP Commentary Electronics IP Industry – A February 2010 Update
Archived Commentary

FPGA Floorplanning

MT-027: ADC Architectures VIII: Integrating ADCs

MT-074: Differential Drivers for Precision ADCs

 IP Search

Find detailed information about thousands of commercially available IP blocks from more than 230 suppliers.

Advanced On-chip-variation Timing Analysis for Nanometer Designs, Part II, Incentia Traditional on-chip-variation (OCV) using a constant derating factor may impose unnecessary performance penalties on nanometer designs. These penalties …

A Register Transfer Level Approach to Memory Built-in Self Test and Repair Insertion, Atrenta This white paper describes a novel approach for memory built-in self test (MBIST) and repair insertion at the register transfer level (RTL). …

Real Intent Overview, Real Intent, Inc. DAC 2009 Celebrating Growth in Technology and Business

Prototron Circuts Corporate Presentation, Prototron Circuits Prototron Circuits is the leading prototype and quick-turn printed circuit board manufacturer providing time to market solutions to industry leaders. …

JasperGold® Presentation, Jasper Design Automation Jasper formal verification technology delivers compelling benefits throughout the entire SoC design flow, from RTL debug through verification and …