It’s always been a juggle—meeting power, performance, and area (PPA) goals and turnaround time (TAT) targets. But the juggling act is over, thanks to a new digital design implementation product.

The new Cadence® Innovus™ Implementation System, built on a massively parallel architecture, delivers:

  • 10-20% PPA advantage
  • Up to 10X TAT gain 
  • Easy adoption on advanced 16/14/10nm FinFET designs and established process nodes

Get details today on how you can meet your PPA and TAT goals with the Innovus Implementation System. Visit this page for technical resources including a white paper, datasheet, and videos.


© 2015 Cadence Design Systems, Inc. All rights reserved.
Cadence Design Systems, Inc. | 2655 Seely Avenue San Jose, CA 95134

You are registered as: [_EMAIL_].

CafeNews is a service for EDA professionals. EDACafe respects your online time and Internet privacy. Edit or Change my newsletter's profile details. Unsubscribe from sponsor newsletter.

Copyright © 2018, Internet Business Systems, Inc. — 25 North 14th Steet, Suite 710 San Jose, CA 95112 — +1 (408) 882-6554 — All rights reserved.