You are receiving this email as a Internet Business Systems subscriber on behalf of Mentor Graphics

Free FPGA Technical Papers
Mentor Graphics leads the industry with the most usable, FPGA technical information. Technical publications on designing DSP FPGAs, state machines, and FPGA design reuse are ready for download. Leverage the latest technical information to help you with your next FPGA design.
Four NEW Technical Papers:
  • Fast Track to DSP - The latest FPGA devices are an ideal platform to realize high-performance DSP designs.

  • Creating Safe State Machines - Today's ever more complex FPGA applications often require fault-tolerant design including well-behaved safe state machines.

  • Propagating Clocks across Phase Locked Loops - The PLL can cause a blind spot in timing analysis unless your design flow includes and effective clock propagation strategy.

  • Advanced Version Management - More and more FPGA designs involve teams of designers and raise the need for a comprehensive design version management process.


You are subscribed as: [-EMAIL-].

Cafe News is a service for EDA professionals. EDACafe respects your online time and Internet privacy. If you would prefer not to receive this type of email or if you consider this message as unsolicited commercial e-mail, please click here. PLEASE NOTE: You can change the frequency of this newsletter by clicking here. If you have questions about EDACafe services, please send email to

Copyright © 2002. Internet Business Systems, Inc. All rights reserved.