To subscribe to Virage Logic's monthly e-newsletter, IP Times, please send an email with SUBSCRIBE in the subject line to:

TechTour 2009 – Differentiate. Accelerate. Dominate.

You're invited to join Virage Logic for TechTour 2009, an educational IP seminar.

April 6, 2009 – Tokyo, Japan
2:00pm – 5:00pm
Shinko Shoji Co., Ltd.
Art Village Osaki Central Tower 13F,
1-2-2 Osaki, Shinagawa-ku
Tokyo 141-8540 Japan

April 9, 2009 – Toronto, Canada
10:00am – 2:00pm
Hilton Suites - Markham
8500 Warden Ave
Markham, ON L6G1A5
(905) 470-8500 

April 10, 2009 – Osaka, Japan
9:30am – 1:30pm
New Osaka Hotel
5-14-10, Nishinakajima, Yodogawa-ku,
Osaka 532-0011 Japan

As the semiconductor industry's trusted IP partner, Virage Logic recognizes the extra pressure this unprecedented economic downturn places on the design and time-to-market challenges you face in bringing your next generation products to market with greater functionality, energy efficiency, higher quality, and at a lower cost.

To help you assess how Virage Logic can provide even greater value with our extensive portfolio of advanced IP solutions to meet your specific requirements, join us to learn how we can help you achieve your SoC design and time-to-market objectives.

We're looking forward to meeting you at TechTour 2009.

Virage Logic TechTour 2009 Events Team


Virage Logic Corporation
Company Privacy Policy | Terms & Conditions
Trusted Semiconductor IP Partner for SiWareTM Memory & SiWareTM Logic, ASAPTM Memory & ASAPTM Logic, STARTM Memory System,
STARTM Yield Accelerator, AEON(R), NOVeA(R), IntelliTM DDR, IntelliTM PHY+DLL & IntelliTM Models.

You are registered as: [_EMAIL_].

CafeNews is a service for EDA professionals. EDACafe respects your online time and Internet privacy. Edit or Change my newsletter's profile details. Unsubscribe from sponsor newsletter.

Copyright © 2016, Internet Business Systems, Inc. — 595 Millich Dr., Suite 216 Campbell, CA 95008 — +1 (408)-337-6870 — All rights reserved.