Silexica Extends Collaboration With Mentor for High-Level Synthesis

Presenting HLS Ecosystem Solutions for ASIC and FPGA for IoT Applications

SAN JOSE, Calif., Oct. 13, 2020 — (PRNewswire) —  Silexica ( silexica.com) has announced that they will be presenting in a Virtual HLS Seminar Series in October 2020 organized by Mentor, a Siemens business. Silexica's SLX empowers software and hardware engineers to deeply analyze C/C++ algorithms for high-level synthesis (HLS) implementation in ASIC and FPGA designs to make better decisions and further accelerate performance. Silexica joined Mentor's OpenDoor™ partner program in 2019 and participated in the first virtual seminars for Europe and North America in May 2020 to advance HLS adoption in FPGAs and ASICs.

"As an ecosystem partner, Silexica's SLX Tool Suite helps Catapult customers develop high-performance synthesis solutions for FPGAs or ASIC IP, significantly improving design productivity," said Ellie Bruns, Director of Marketing, Calypto Systems, Mentor Graphics, a Siemens business. "We're excited to have Silexica partner and present at Mentor's Virtual HLS Seminar Series demonstrating how they can help make it even easier to go from software to optimized hardware accelerators."

Event: 

Mentor HLS Seminar Series - How to Use HLS to Optimize Your AI/ML, Vision and Smart IoT Applications for Performance and Power/Energy

Date & Time:

South Korea: October 14 - 15, 2020, 9:00 am - 12:00 pm (Korean time - GMT +9)

China: October 20 - 23, 2020, 10:00 am - 12:00 pm (Chinese time - GMT +8) 

Japan: October 27 - 28, 2020, 9:30 am - 1:00 pm (Japanese time - GMT +9) 

Overcoming the Power Problem with HLS for IoT Applications

Developing an ecosystem and methodology using high-level synthesis (HLS) design to manage complex designs and cutting the time of design of ASICs and FPGAs is a constant challenge for hardware and software engineers. SLX in combination with Catapult™ software HLS platform, provides an HLS design flow and ecosystem for hardware and software engineers to improve performance and support lower uses of power and energy in the design of complex multicore SoCs, ASIC IP, and FPGAs.

"Developing more advanced machine learning/AI for smarter IoT applications for ASICs and FPGAs continues to require deeper application insights, parallelism detection, and memory optimization to reduce design times," said Jordon Inkeles, Vice President of Product, Silexica. "Being part of Mentor's Catapult HLS ecosystem to develop an effective HLS methodology are challenges we are committed to solving so that our customers and partners can develop innovative products."

About Silexica

Silexica provides software development tools reducing time-to-market of innovative software IP and intelligent products. Enabled by deep software analysis, heterogeneous hardware awareness and quick design space exploration, the SLX programming tools accelerate the journey from software to application-specific hardware systems, democratizing accelerated computing.

Founded in 2014, Silexica is headquartered in Germany with offices in the US and Japan. It serves innovative companies in the automotive, robotics, wireless communications, aerospace, and financial industries and has received $28M in funding from international investors.

Note: A list of relevant Siemens trademarks can be found  here.

PR Contact:
Jessica Krings
press@silexica.com
www.silexica.com

Related Images

silexica-extends-collaboration.png
Silexica Extends Collaboration with Mentor for High-Level Synthesis
Silexica Extends Collaboration with Mentor for High-Level Synthesis

Cision View original content to download multimedia: http://www.prnewswire.com/news-releases/silexica-extends-collaboration-with-mentor-for-high-level-synthesis-301151393.html

SOURCE Silexica GmbH

Contact:
Company Name: Silexica GmbH

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Ansys’ John Lee on Cultivating Trust within his Team
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
The Role of the Portable Stimulus Standard in VLSI Development
Jobs
Technical Staff Engineer - Hardware (FPGA) for Microchip at San Jose, California
FPGA Design Verification Engineer for General Dynamics Mission Systems at Dedham, Massachusetts
Senior CAD Engineer for Nvidia at Santa Clara, California
Mechanical Design Engineer for Apple Inc at Cupertino, California
RF Design Engineer for Blockwork IT at San Francisco, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Upcoming Events
SEMICON Southeast Asia 2024 at MITEC Kuala Lumpur Malaysia - May 28 - 30, 2024
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise