Chip Designers Can Save Valuable Time with New Tanner Tools 12.2 for Analog and Mixed-Signal Design

MONROVIA, Calif.—(BUSINESS WIRE)—January 8, 2007— Tanner EDA, which provides cost-effective, easy-to-use, Windows(R)-based tools for analog and mixed-signal circuit design, today announced the immediate availability of Tanner Tools 12.2, the latest version of its integrated tool suite for schematic capture, simulation, physical layout and verification.

"Tanner Tools continues to add value and efficiency for analog and mixed-signal designers. Our latest performance enhancements and new features provide for a more tightly integrated and highly functional tools set that continues to evolve to meet the needs of our customers," noted Dr. Massimo Sivilotti, chief scientist, Tanner EDA.

Tanner Tools 12.2 New Features and Speed Enhancements

Tanner Tools 12.2 includes new features and updates for S-Edit, T-Spice, L-Edit and HiPer Verify. S-Edit provides schematic capture, which offers netlist input and output and tight integration with analog simulation, as well as the ability to perform Schematic Driven Layout. The latest S-Edit enhancements include:

-- Faster EDIF import and export, SPICE export and design load and save

-- Ability to import and export Cadence-compatible EDIF files

-- Callback functions for properties

-- Print preview feature and optimized black-and-white printing performance

T-Spice circuit simulation, which currently includes HSPICE/PSpice compatibility and support for the latest industry models, now features faster performance as well as improved operating point convergence using pseudo-transient analysis and new homotopies.

L-Edit, Tanner's physical layout editor, now offers:

-- Layer palette that displays layer names and icons

-- Integrated layer manager that allows users to define layers as locked or selectable

-- Capability to automatically convert layouts to T-cell code

-- DevGen feature, which creates T-cells for common devices (transistors, resistors, capacitors) with L-Edit Schematic Driven Layout (SDL)

-- Expanded support for small feature sizes that are more common in new designs

-- Ability to undo auto-placement of vias, contacts and guard rings

HiPer Verify, which offers foundry-compatible, hierarchical design rule checking, now saves valuable design time by running checks from 2 to 10 times faster.

New Program Smoothes Transition to Tanner

Tanner also announced that it will extend its SmoothSwitch offer to include the new Tanner Tools 12.2. SmoothSwitch offers significant discounts and a support program to help users of ICED tools make the transition to Tanner EDA. For more information on the SmoothSwitch offer, go to www.tannereda.com/smoothswitch.

Availability and Pricing

Tanner Tools 12.2 is available now. Pricing varies depending on geography and licensing. For pricing and licensing information, contact Tanner EDA at sales@tanner.com or call 1-877-325-2223 (inside U.S.) or 1-626-471-9701 (outside U.S.).

About Tanner EDA

Tanner EDA is a leading provider of easy-to-use, PC-based electronic design automation (EDA) software solutions for the design, layout and verification of analog/mixed signal ICs and MEMS. Its solutions help speed designs from concept to silicon and are used by thousands of companies to develop devices cost-effectively in next-generation wireless, consumer electronics, imaging, power management, biomedical, automotive and RF market segments. Founded in 1988, Tanner EDA is a division of privately held Tanner Research, Inc.

All brands and trademarks are the property of their respective owners.

Contact:

for Tanner EDA
Anne Price, 1-602-840-6495
Email Contact

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Ansys’ John Lee on Cultivating Trust within his Team
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
The Role of the Portable Stimulus Standard in VLSI Development
Jobs
Senior Staff Engineer for Samsung Electronics at San Jose, California
Senior SOC Design Engineer for Nvidia at Santa Clara, California
FPGA Design Verification Engineer for General Dynamics Mission Systems at Dedham, Massachusetts
Advanced Mechanical Engineer for General Dynamics Mission Systems at Marion, Virginia
RF Design Engineer for Blockwork IT at San Francisco, California
Hardware Development Engineer - (PCB) for Cisco Systems Inc at Austin, Texas
Upcoming Events
Advanced Semiconductor Manufacturing Conference (ASMC) 2024 at Hilton Albany Albany NY - May 13 - 16, 2024
SEMICON Southeast Asia 2024 at MITEC Kuala Lumpur Malaysia - May 28 - 30, 2024
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise