InTime Software Names Paul Lippe CEO

Synopsys Veteran Adds Momentum to Emerging EDA Startup


Cupertino, California - July 15, 2002 - The Board of Directors of InTime Software today announced that Paul Lippe, formerly Senior Vice President of Business & Market Development at Synopsys, has been appointed President & CEO.

"As InTime enters its next phase of growth, we wanted to strengthen the executive team with someone who has had proven experience on the business side of an EDA leader", commented J. George Janac, InTime's chairman, founder and CTO. "I'm excited to have Paul on board, and look forward to teaming with him to meet the needs of our expanding customer base."

"I am delighted to be back in the EDA industry, and particularly at InTime," commented Lippe. "George has an outstanding track record of customer focus and delivering breakthrough EDA solutions, and he has assembled an excellent team. The need of EDA customers to amortize existing EDA investments while moving design up to a higher level of abstraction makes InTime an incredibly attractive addition to any customer's flow."

"I worked closely with Paul while he was at Synopsys, and I think he will be a tremendous asset as InTime ramps in this next phase of growth," added A. Richard Newton, Dean of Engineering at UC Berkeley and an InTime Board member.

InTime raises IC design to a higher level of abstraction, allowing early timing closure and enabling designers to exploit the process advances that challenge today's back-end implementation tools. By providing a suite of software that works in conjunction with existing synthesis and place and route tools to manage designs, InTime is poised to lead the Silicon Virtual Prototype (SVP) segment and become a significant EDA player. At the Design Automation Conference held in New Orleans in June, Gartner Dataquest identified SVP as one of the emerging "hot" EDA segments.

"The Silicon Virtual Prototype has three major functions," said Gary Smith, chief analyst for the Electronic Design Automation Worldwide program in Gartner Dataquest's Design and Engineering Group. "First, it becomes the primary design cockpit. Second, it provides the information necessary for an RTL handoff to an ASIC vendor or third-party design house. Third, and today the most important, it drives the IC implementation tools. Engineers have found that no matter how good the IC Implementation tool set, they still can suffer from the old 'garbage in, garbage out' problem."

In addition to Lippe's tenure at Synopsys where he managed M&A, strategic planning, the Synopsys Venture Fund, and interoperability programs such as In-Sync, he was most recently CEO of SKOLAR, a Stanford Medical School spin-out that developed e-learning and digital library technology.

About InTime
InTime Software develops EDA solutions that use floorplanning techniques to achieve early timing closure for complex ASIC, SoC, and ASSP designs before synthesis and place and route tools are run. The products provide designers insight into timing, area and layout at the pre-RTL, RTL and gate level and improve the design flow into 3rd party synthesis and physical design systems. InTime is headquartered at 10131 Bubb Road, Cupertino, CA, 95014. The company has sales and support offices in Silicon Valley, Austin and Boston. InTime products are distributed in Japan through Innotech Corp., in Taiwan through Maojet, and in Korea through I&C Technologies. For more information please call 408-565-0111 or visit InTime's website at www.intimesw.com.


For more information, contact:
Georgia Marszalek, ValleyPR for InTime, (650) 345-7477, Email Contact
Casey Jones, VP Marketing, InTime Software, (408) 565-0115, Email Contact


Acronyms:
ASIC Application Specific Integrated Circuit
ASSP Application Specific Standard Product
EDA Electronic Design Automation
IC Integrated Circuit
RTL Register Transfer-Level
SoC System on chip


InTime and InTime Software, are trademarks of InTime Software, Inc. All other trade names and trademarks are the property of their respective owners.
Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Ansys’ John Lee on Cultivating Trust within his Team
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
The Role of the Portable Stimulus Standard in VLSI Development
Jobs
Physical Design Engineer (Multiple Openings) for Samsung Electronics at Austin, Texas
Electrical Engineer - ASIC/FPGA for General Dynamics Mission Systems at Florham Park, New Jersey
Technical Staff Engineer - Hardware (FPGA) for Microchip at San Jose, California
Hardware Development Engineer - (PCB) for Cisco Systems Inc at Austin, Texas
FPGA Design Verification Engineer for General Dynamics Mission Systems at Dedham, Massachusetts
Senior Staff Engineer for Samsung Electronics at San Jose, California
Upcoming Events
SEMICON Southeast Asia 2024 at MITEC Kuala Lumpur Malaysia - May 28 - 30, 2024
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise