Altos' Cell Characterization Tools Used for TSMC's 40nm Libraries

SAN JOSE, Calif.—(BUSINESS WIRE)—June 3, 2008— .bwtextaligncenter {text-align: center} Altos Design Automation Inc. today announced their cell characterization tools are used for TSMCs 40nm standard cell library development. TSMC uses the Altos tools to characterize its 40G and 40LP low power libraries. Specifically, TSMC uses Liberate to generate CCS (current composite source) and ECSM (effective current source model) views for timing, noise and power. Variety is used to create SSTA (statistical static timing analysis) models for multiple SSTA tools.

 

TSMC is the first commercial foundry to offer a 40nm manufacturing technology process. Along with it, we provide library support as chip and power performance requirements are increasingly stringent, said Cliff Hou, Director of TSMC Design Service Division. Altos characterization tool suite enhances our ability to accurately and quickly create all necessary views necessary to implement high-speed, low-power 40nm designs.

We see TSMCs adoption of our cell characterization products for their internal use as a testimonial to Altos technology. Rapid cell characterization plays a crucial role in enabling adoption of TSMC latest 40nm process technology, said Jim McCanny, CEO of Altos. We look forward to assisting TSMC with their future library requirements and to enabling TSMCs customers to enjoy the same advantages of using our ultra-fast characterization products.

About Liberate

Liberate is an ultra fast library creator that generates electrical models in Liberty® format. Liberate supports all the latest models for timing, noise and power such as CCS (Composite Current Source) and ECSM (Effective Current Source Models). Liberate also supports low power design styles that include power gating cells, state retention registers and level shifters.

About Variety

Variety creates statistical timing cell models that represent the non-linear impact of any number of systematic and random parameter variations. All library timing data is characterized for variation including delays, transitions, timing constraints and pin capacitances. Variety generates SSTA models for a number of commercial SSTA products from a single characterization run.

About Altos

Altos Design Automation provides ultra-fast, fully automated characterization technology for the creation of library views for timing, signal integrity and power analysis and optimization. Altos advanced modeling solutions are used by both corner-based and statistical-based design implementation flows to reduce time to market and improve yield.

Privately held, Altos was founded in 2005 in Santa Clara, CA. Its corporate headquarters is at 4020 Moorpark Ave., Suite 100, San Jose, CA 95117. Telephone: (408) 980-8056. On the Web at: http://www.altos-da.com

Variety and Liberate are trademarks of Altos Design Automation, Inc. All other trademarks and registered trademarks are the property of their respective owners.



Contact:

Altos Design Automation, Inc.
Jim McCanny, 408-980-8056
Email Contact
or
LPR
Ed Lee, 650-363-0142
Email Contact
Amy Battrell, 650-363-0142
Email Contact

 

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Ansys’ John Lee on Cultivating Trust within his Team
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
The Role of the Portable Stimulus Standard in VLSI Development
Jobs
Hardware Development Engineer - (PCB) for Cisco Systems Inc at Austin, Texas
Hardware Engineer for PTEC Solutions at Fremont, California
Senior Staff Engineer for Samsung Electronics at San Jose, California
Senior SOC Design Engineer for Nvidia at Santa Clara, California
Mechanical Design Engineer for Apple Inc at Cupertino, California
Physical Design Engineer (Multiple Openings) for Samsung Electronics at Austin, Texas
Upcoming Events
Advanced Semiconductor Manufacturing Conference (ASMC) 2024 at Hilton Albany Albany NY - May 13 - 16, 2024
SEMICON Southeast Asia 2024 at MITEC Kuala Lumpur Malaysia - May 28 - 30, 2024
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise