Real Intent Announces New Functional Verification Capabilities and Celebrates Technology Growth at DAC09

SAN JOSE, CA -- (MARKET WIRE) -- Jun 29, 2009 -- Real Intent Inc. will celebrate growth in the number of verification solutions and the technologies embedded in them at the Design Automation Conference (DAC09) in San Francisco next month by showcasing its family of products -- Ascent™ for early functional verification, Meridian™, the innovative Clock Domain Crossing (CDC) solution, and PureTime™ for comprehensive constraints validation. Real Intent's automatic verification solutions use innovative formal techniques to solve critical design and verification problems in an easy to use methodology, resulting in comprehensive error detection and high return on investment.

About Ascent and What's New

Ascent is the complete solution for early functional verification. The Ascent family now includes a new and improved Ascent Lint for smart policy-based lint checking; and a new Ascent PBV for Path-Based verification to achieve desired design connectivity and to ensure X-robust design to prevent and debug Register Transfer Level (RTL)/netlist mismatches; Ascent IIV for comprehensive Implied Intent Verification; and Ascent ABV (formerly called Conquest) for static formal Assertion-Based Verification. Ascent promises to detect 50% of design errors in the early functional development stage with little investment.

Real Intent's Other Flagship Products

Meridian is the most precise, comprehensive and innovative CDC software in the market. Meridian CDC offers high performance structural and formal clock intent analysis, with links to enable dynamic CDC verification in simulation through Meridian SimPortal. Meridian CDC's advanced formal technology ensures correct CDC operations on every crossing and handles free running clocks. Meridian supports both RTL and netlist. Meridian FPGA is the CDC solution for FPGA designs.

PureTime is the best-in-class, comprehensive constraints validation solution with glitch-aware exception verification. PureTime Constraints performs syntax and semantic checks on design constraints, such as clock, IO, timing checks, downstream tool capability and version checks. PureTime Exceptions formally verifies false path and multicycle path exceptions with concise reporting to allow easy debugging.

Prakash Narain, President and CEO at Real Intent, commented, "We are very pleased with the growth of our product offerings to meet the increasing verification challenges faced by our customers. Our three product families cover functional and timing closure verification from early design stage to implementation. It is an exciting time for us to grow our technology and our business. We are happy to celebrate our growth with the design community at DAC."

About Real Intent

Real Intent is the innovator of automating the intelligence of formal techniques for design verification. This technology is being used to solve critical problems encountered by design and verification teams worldwide. Real Intent's family of products dramatically improves the functional verification efficiency of leading edge ASICs and FPGAs devices.

Real Intent is headquartered at 505 North Mathilda Avenue, Suite 210, Sunnyvale, CA 94085, phone: +1 (408) 830-0700 fax: +1 (408) 737-1962, Web: www.realintent.com, e-mail: Email Contact,Twitter: RealIntent.

Ascent, Meridian and PureTime are trademarks of Real Intent, Inc.

All other trademarks and trade names are the property of their respective owners.

 


 

Real Intent Press Contacts


Carol Hallett
VP of Worldwide Sales and Marketing
+1-408-830-9303
Email Contact

Georgia Marszalek
ValleyPR LLC for Real Intent
+1-650-345-7477
Email Contact


Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Ansys’ John Lee on Cultivating Trust within his Team
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
The Role of the Portable Stimulus Standard in VLSI Development
Jobs
Technical Staff Engineer - Hardware (FPGA) for Microchip at San Jose, California
Senior SOC Design Engineer for Nvidia at Santa Clara, California
Senior Staff Engineer for Samsung Electronics at San Jose, California
Electrical Engineer - ASIC/FPGA for General Dynamics Mission Systems at Florham Park, New Jersey
Physical Design Engineer (Multiple Openings) for Samsung Electronics at Austin, Texas
Hardware Development Engineer - (PCB) for Cisco Systems Inc at Austin, Texas
Upcoming Events
SEMICON Southeast Asia 2024 at MITEC Kuala Lumpur Malaysia - May 28 - 30, 2024
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise