Taiwan's Industrial Technology Research Institute Adopts Cadence C-to-Silicon Compiler to Boost Designer Productivity

TAIPEI, TAIWAN -- (MARKET WIRE) -- Jul 29, 2009 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global design innovation, today announced that Industrial Technology Research Institute (ITRI), a non-profit organization that serves to strengthen the technological competitiveness of Taiwan, has adopted Cadence® C-to-Silicon Compiler for its RTL design. As a result, Cadence C-to-Silicon Compiler is significantly increasing ITRI's design capabilities and shortening development time for its PAC Duo project while increasing engineering productivity.

Cadence C-to-Silicon Compiler is next-generation high-level synthesis for transaction-level model (TLM)-driven design and verification. By adopting Cadence C-to-Silicon Compiler, ITRI significantly increased design productivity and eased legacy design reuse by starting design above the RTL-level of abstraction, using SystemC TLM. ITRI's first project using C-to-Silicon Compiler showed approximately 12% and 10% improvements respectively in power consumption and area relative to hand-coded RTL, at the same clock-speed. These results were achieved with 70% less engineering effort than manual design, or more than a 3x increase in productivity.

"As Taiwan's premiere technology research institute, ITRI's mission is to expedite development of new industrial technology as well as aid in the process of upgrading industrial technology techniques," said Dr. Cheng-Wen Wu, general director of the SoC Technology Center, ITRI. "With the help of Cadence C-to-Silicon Compiler, the time we spent on generating and verifying RTL was significantly reduced, from 12 months to only four months in a direct memory access controller (DMAC) pilot project. We are now looking forward to using C-to-Silicon on our next SoC tapeout."

C-to-Silicon Compiler accelerates development and verification of RTL code for both control and datapath designs, starting from a high level of abstraction. Its revolutionary capabilities help hardware architects and RTL designers rapidly explore micro-architectural options and optimize results, execute engineering changes easily, and maximize its design reuse. The proven capabilities also enable faster verification and earlier hardware-software co-design.

"We are very pleased to see ITRI's success as the institute plays a key role in driving Taiwan's semiconductor industry," said Ran Avinun, Product Marketing Group Director of System Design and Verification, at Cadence. "One of the key missions of Cadence is to help customers optimize their business efficiency and effectiveness by overcoming a range of technical and economic hurdles, especially during this economic downturn. We continue to invest in technology innovation to help increase the productivity of our customers."

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

For more information, please contact:
Dean Solov
Cadence Design Systems, Inc.
408-944-7226

Email Contact


Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Ansys’ John Lee on Cultivating Trust within his Team
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
The Role of the Portable Stimulus Standard in VLSI Development
Jobs
Hardware Engineer for PTEC Solutions at Fremont, California
Physical Design Engineer (Multiple Openings) for Samsung Electronics at Austin, Texas
Advanced Mechanical Engineer for General Dynamics Mission Systems at Marion, Virginia
Senior SOC Design Engineer for Nvidia at Santa Clara, California
Technical Staff Engineer - Hardware (FPGA) for Microchip at San Jose, California
Senior CAD Engineer for Nvidia at Santa Clara, California
Upcoming Events
SEMICON Southeast Asia 2024 at MITEC Kuala Lumpur Malaysia - May 28 - 30, 2024
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise