Cavium Networks Introduces ECONA Family of Super Energy Efficient ARM®-Based System-on-Chip (SoC) Processors for the Digital Home That Break the 1 Watt Barrier

The ECONA CNS3XXX Family of Single and Dual Core ARM® SoC Processors Enable High Performance, Intelligent Home Networks While Slashing Power and Cost for Next-Generation Gateways, Storage and Consumer Electronics (CE) Devices in the Digital Home

MOUNTAIN VIEW, Calif. — (BUSINESS WIRE) — September 8, 2009 — Cavium Networks (NASDAQ: CAVM), a leading provider of highly integrated semiconductor products that enable intelligent processing for networking, communications, storage, wireless and video applications, today introduced the ECONA CNS3XXX family of highly integrated SoC processors with a rich set of integrated hardware accelerators and a range of I/Os for glueless voice, video and data connectivity. Sophisticated power management techniques enable super low-power operation starting at less than 1 Watt. The ECONA CNS3XXX family is targeted for applications including FTTH broadband gateways, network attached storage appliances, multimedia picture frames, media and print servers, IP cameras and wireless access points.

Bandwidth for Internet access continues to increase relentlessly with high-performance wired and wireless access. Service Providers and CE manufacturers are utilizing these high bandwidth links to enable services such as Video on Demand, VoIP, Video Conferencing, HD multimedia interactivity and 100Mbps to 1Gbps of data connectivity. Supporting these new services require high performance and programmable Internet-connected gateways and devices that can support processor-intensive tasks such as network packet processing, video and image processing, storage processing, wireless access and security. The ECONA CNS3XXX family delivers these compute intensive tasks with industry-leading performance / watt and performance / dollar.

“Service Providers are already planning to deploy gateway-based services such as media storage, parental controls and premium technical support. Headroom for performance and power-consumption on the gateway are very critical for them to expand these service offerings,” said Kurt Scherf, Vice President and Principal Analyst with Parks Associates. “The ECONA CNS3XXX family incorporates Cavium’s winning strategy by offering high-performance general purpose computing and dedicated hardware acceleration in an extremely low power and cost profile to adequately meet the critical cost and energy needs of the service providers.”

ECONA CNS3XXX SoC Processor Family Features

  • High Performance ARM11 MPCore™ Processors and Caches
    • Superscalar, ARM11 MPCore™ processors operating at up to 700MHz, each with 32KB I-cache, 32KB D-cache and a large 256KB L2 cache to provide over 1400 Dhrystone MIPS (DMIPS). Each ARM11 MPCore™ processor comes with instruction set extensions for Digital Signal Processing (DSP) and Media Processing, and integrates a Vector Floating Point unit (VFP) and Memory Management Unit (MMU). The cores also incorporate advanced JazelleTM technology from ARM that significantly enhances the performance of Java applets running on the CNS3XXX family. The high performance cores combined with large caches deliver non-blocking, wire-speed performance for voice, video and data applications. DSP extensions on the ARM11 MPCore™ processors drive enhanced voice applications including support for wideband codecs, DECT and advanced call control features such as conferencing.
  • Over 10 Application Acceleration Engines to deliver maximum performance
    • Industry’s most advanced acceleration engines include a packet switch for wire-speed switching, Hardware-based NAT and QoS engine, TCP offload, Packet Processing Engine (PPE) for wire-speed packet processing, Content Inspection Engine for L7 application processing and filtering, RAID 5/6 XOR engine, 2D graphics engine with an integrated LCD controller, and a security engine for high-performance IPSec, SSL, Intrusion Prevention and Anti-Virus processing. Acceleration for the popular standards-compliant video codecs is also supported.
  • High-bandwidth, low-latency integrated Memory, System and Networking Interfaces
    • Intelligent x16/x32-bit, 800MHz DDR2 memory controller, three Ethernet MAC interfaces supporting RGMII/GMII/ MII, Dual USB2.0 / SATA2 / PCIe - all with integrated PHYs, TDM/PCM, LCD interface, SDIO, Camera Interface and a host of system interfaces including GPIO, SPI, UART, I2S and I2C.
  • Super low power starting at under 1 watt
    • Integrated Power Management Unit (PMU) enables multiple power-saving modes during operation including Wake-On-LAN support, dynamic control of CPU power per core, automatic shut down of logic that is not operational and other modes for a total of six (6) different power saving profiles. On-chip voltage regulators enhance the effectiveness of this PMU to result in very low power consumption for the CNS3XXX family. Power consumption ranges from under 1 watt for the single core version to less than 2.5 watts for the highest end dual-core version.

1 | 2  Next Page »
Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Ansys’ John Lee on Cultivating Trust within his Team
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
The Role of the Portable Stimulus Standard in VLSI Development
Jobs
Hardware Engineer for PTEC Solutions at Fremont, California
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior CAD Engineer for Nvidia at Santa Clara, California
RF Design Engineer for Blockwork IT at San Francisco, California
Hardware Development Engineer - (PCB) for Cisco Systems Inc at Austin, Texas
Physical Design Engineer (Multiple Openings) for Samsung Electronics at Austin, Texas
Upcoming Events
SEMICON Southeast Asia 2024 at MITEC Kuala Lumpur Malaysia - May 28 - 30, 2024
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise