Jasper Design at DVCon: Showcasing Latest Formal Verification Advances, Participating in Prestigious Panel

MOUNTAIN VIEW, Calif. — (BUSINESS WIRE) — February 22, 2010 — Jasper Design Automation:

WHO
Jasper Design Automation, provider of advanced formal technology solutions.

WHAT
Jasper will demonstrate the latest release of the JasperGold®/JasperCore™ formal verification system with formal verification power for unprecedented deep-proof capacity, and applications across the spectrum of design and verification. Also featured is the company’s innovative ActiveDesign™ with Behavioral Indexing™, which helps accelerate design, development and debug, automates knowledge transfer across the design and verification teams, leverages the value of existing designs and IP, and promotes efficient design reuse. On Thursday, Feb. 25, 3:30pm, Jasper CTO, Dr. Rajeev Ranjan, joins an expert panel discussing ways to minimize verification time while maximizing results. Panel location: Donner/Siskiyou room.

WHEN
DVCon, Monday, Feb. 22 through Thursday, Feb. 25, 2010. Exhibit booths open Tuesday, Feb. 23, 2pm-6:30pm, and Wednesday, Feb. 24, 2pm-6:30pm.

WHERE
DVCon, Jasper Booth 601, DoubleTree Hotel, San Jose, Calif. For more information, or to register for a product demo, e-mail Email Contact.

WHY
Attendees will learn more about Jasper's expanding portfolio of design, verification and design reuse solutions, and view demonstrations on new applications of formal technology at the premier conference for functional design and verification of digital electronic systems.

About Jasper Design Automation

Jasper delivers industry-leading EDA software solutions for semiconductor design, verification, and reuse, based on the state-of-the-art formal technology. Customers include worldwide leaders in wireless, consumer, computing, and networking electronics, with over 150 successful chip deployments. Jasper, headquartered in Mountain View, California, is privately held, with offices and distributors in North America, South America, Europe, and Asia. Visit www. jasper-da.com to reduce risks; increase design, verification and reuse productivity; and accelerate time to market.

Jasper Design Automation and the Jasper Design Automation logo are trademarks or registered trademarks of Jasper Design Automation, Inc. All other trademarks mentioned are the property of their respective companies.



Contact:

For Jasper Design Automation
lochpr
Jim Lochmiller, 541-292-0959
Email Contact

Aldec

Shift Left with Calibre

Featured Video
Jobs
Design Verification Engineer for Blockwork IT at Milpitas, California
Senior CAD Engineer for Nvidia at Santa Clara, California
RF Design Engineer for Blockwork IT at San Francisco, California
ASIC Verification Engineer, GPU - New College Grad 2024 for Nvidia at Santa Clara, California
FPGA Design Verification Engineer for General Dynamics Mission Systems at Dedham, Massachusetts
Electrical Engineer - ASIC/FPGA for General Dynamics Mission Systems at Florham Park, New Jersey
Upcoming Events
North America Technology Symposium at Santa Clara Convention Center 5001 Great America Parkway, Santa Clara, CA - Apr 24, 2024
IP-SOC Silicon Valley 24 at Hyatt Regency Santa Clara 5101 Great America Parkway, Santa Clara CA - Apr 25, 2024
MEMS & Sensors Technical Congress - MSTC 2024 at University of California, Los Angeles 405 Hilgard Avenue, Covel Commons in Sunset Village, Housing at Luskin Center Los Angeles CA - May 1 - 2, 2024
ChipEx2024 at Tel-Aviv Expo Center & Hilton Hotel Tel-aviv Israel - May 7 - 8, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise