Tanner EDA and Dongbu HiTek Semiconductor Jointly Develop Foundry-certified Process Design Kits (PDKs) for Critical Process Nodes

Leaders in A/MS design innovation to deliver certified libraries, integrated flow

MONROVIA, California and SEOUL, Korea – March 24, 2010 Tanner EDA, the catalyst for innovation for the design, layout and verification of analog and mixed-signal (A/MS) integrated circuits (ICs) and Dongbu HiTek, a world-class wafer fabricator, are jointly developing foundry-certified process development kits (PDKs) that will be integrated seamlessly into Tanner’s cohesive, integrated tool flow. Designers using Tanner software solutions will have certified libraries to draw on as they create ICs at critical process nodes for production at Dongbu foundries, reducing design risk and providing faster time to market and higher quality of outcomes.

Dongbu HiTek has distinguished itself as a global A/MS technology leader since launching the world’s first foundry BCDMOS process at the 0.18 micron node in June 2008. Tanner EDA is focused on providing innovative solutions to designers of breakthrough A/MS ICs. Driven by customer demand, jointly developed and maintained foundry-certified PDKs will deliver access to Dongbu HiTek’s 0.35 micron BCDMOS process on Tanner’s tool flow. This BCDMOS process is ideal for integrating analog circuits (using Bipolar), logic circuits (using CMOS) and high-voltage circuits (using DMOS) all on the same chip.

 “Our aim is to be the most respected analog foundry in the business,” said Taek Soo Kim, Ph.D, vice president of Dongbu’s HiTek’s technical engineering division. “This collaboration with Tanner, which has provided complete A/MS design solutions for so many leading-edge products, demonstrates our continuing commitment to provide Dongbu customers with the best choices in electronic design automation software.”

‘This joint PDK is ideal for designers creating solutions in consumer electronics, mobile handsets and automotive applications,” said John Zuk, vice president of marketing and strategy for Tanner EDA. “At 0.35 microns, Dongbu HiTek’s analog process has proven effective in reducing both manufacturing cost and time to market. Collaborating with a foundry as well respected as Dongbu HiTek will enable us to continue delivering on our commitments of interoperability, productivity, and quicker design cycles for our customers.”

Availability of Foundry-certified PDKs

Joint development is ongoing. Tanner EDA and Dongbu HiTek anticipate the first set of foundry-certified PDKs in Q3, 2010, with additional PDKs available later in the year.

About Tanner EDA

Tanner EDA provides of a complete line of software solutions that catalyze innovation for the design, layout and verification of analog and mixed-signal (A/MS) integrated circuits (ICs). Customers are creating breakthrough applications in areas such as power management, displays and imaging, automotive, consumer electronics, life sciences, and RF devices. A low learning curve, high interoperability, and a powerful user interface improve design team productivity and enable a low total cost of ownership (TCO). Capability and performance are matched by low support requirements and high support capability as well as an ecosystem of partners that bring advanced capabilities to A/MS designs.

Founded in 1988, Tanner EDA solutions deliver just the right mixture of features, functionality and usability. The company has shipped over 33,000 licenses of its software to more than 5,000 customers in 67 countries.

 

 

HiPer Verify and HiPer Silicon are trademarks of Tanner Research, Inc.
All other trademarks and trade names are the property of their respective owners.

 

# # #

Contacts:

For Tanner EDA :
John Zuk, Tanner EDA – (626) 471-9765, Email Contact
Linda Marchant, Cayenne Communication LLC – (919) 451-0776, Email Contact

Email Contact

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Ansys’ John Lee on Cultivating Trust within his Team
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
The Role of the Portable Stimulus Standard in VLSI Development
Jobs
Technical Staff Engineer - Hardware (FPGA) for Microchip at San Jose, California
Hardware Development Engineer - (PCB) for Cisco Systems Inc at Austin, Texas
Electrical Engineer - ASIC/FPGA for General Dynamics Mission Systems at Florham Park, New Jersey
Physical Design Engineer (Multiple Openings) for Samsung Electronics at Austin, Texas
Senior SOC Design Engineer for Nvidia at Santa Clara, California
Hardware Engineer for PTEC Solutions at Fremont, California
Upcoming Events
Advanced Semiconductor Manufacturing Conference (ASMC) 2024 at Hilton Albany Albany NY - May 13 - 16, 2024
SEMICON Southeast Asia 2024 at MITEC Kuala Lumpur Malaysia - May 28 - 30, 2024
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise