USPTO Validates Sidense's Non-Infringement Position and Rejects Two Kilopass Patents

OTTAWA -- (MARKET WIRE) -- Feb 03, 2011 -- Sidense Corp., a leading developer of Logic Non-Volatile Memory (LNVM) one-time programmable (OTP) memory IP cores, announced today that the United States Patent and Trademark Office (USPTO) has validated Sidense's non-infringement position and rejected all claims of two Kilopass' patents it asserted against Sidense in the Kilopass v. Sidense lawsuit.

Kilopass asserted three U.S. patents, No. 6,777,757 ('757), No. 6,856,540 ('540) and No. 6,950,751 ('751) against Sidense in the U.S. District Court of Northern California in May and June 2010. Sidense asked the USPTO for re-examination of all three patents. In a series of non-final actions, the USPTO rejected all claims of the '757 and '540 patents, and sustained validity of the '751 patent claims by ruling that wordlines and bitlines are not interchangeable. The USPTO stated, "It [is] well known to one of ordinary skill in the art at the time of the invention that the bitlines and wordlines have a distinct functional effect on the operation of memory devices and thus are not interchangeable."

"Unfortunately for Kilopass, to prove infringement of its patents, it needs to try to prove that wordlines and bitlines are interchangeable," said Roger Cook, Sidense's lead attorney at Kilpatrick, Townsend & Stockton. "Now that the USPTO has premised the validity of their '751 patent on wordlines and bitlines being not interchangeable, Kilopass is in a tough spot. If they try to prove otherwise for infringement, they risk invalidating their patent. They should probably drop their suit and save their patent for use against someone who, unlike Sidense, is actually using Kilopass' technology."

"We always felt that their claims were baseless," added Xerxes Wania, Sidense President and CEO. "With the current USPTO actions, Sidense's position has never been stronger. The USPTO has spoken volumes by granting all our claims in the '855 patent claims last week, rejecting Kilopass' two patents and stating its position regarding the bitlines and the wordlines in our favor."

About Sidense Corp.
Sidense Corp. provides secure, very dense and reliable non-volatile, one-time programmable (OTP) memory IP for use in standard-logic CMOS processes with no additional masks or process steps required and no impact on product yield. The Company's innovative one-transistor 1T-Fuse™ architecture provides the industry's smallest footprint, most reliable and lowest power Logic Non-Volatile Memory (NVM) IP solution. With over 70 patents granted or pending, Sidense OTP provides a field-programmable alternative solution to Flash, mask ROM and eFuse in many OTP and MTP applications.

Sidense SiPROM, SLP and ULP memory products, embedded in over 140 customer designs, are available from 180nm down to 40nm and are scalable to 28nm and below. The IP is offered at and has been adopted by all top-tier semiconductor foundries and selected IDMs. Customers are using Sidense OTP for analog trimming, code storage, encryption keys such as HDCP, WHDI, RFID and Chip ID, medical, automotive, and configurable processors and logic. For more information, please visit www.sidense.com.

Add to Digg Bookmark with del.icio.us Add to Newsvine

Media Contacts:
Susan Cain
Cain Communications for Sidense
Tel: 503-538-2747

Email Contact

Jim Lipman
Sidense
Tel: 925-606-1370

Email Contact 


Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Ansys’ John Lee on Cultivating Trust within his Team
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
The Role of the Portable Stimulus Standard in VLSI Development
Jobs
Physical Design Engineer (Multiple Openings) for Samsung Electronics at Austin, Texas
Electrical Engineer - ASIC/FPGA for General Dynamics Mission Systems at Florham Park, New Jersey
Technical Staff Engineer - Hardware (FPGA) for Microchip at San Jose, California
Hardware Development Engineer - (PCB) for Cisco Systems Inc at Austin, Texas
FPGA Design Verification Engineer for General Dynamics Mission Systems at Dedham, Massachusetts
Senior Staff Engineer for Samsung Electronics at San Jose, California
Upcoming Events
SEMICON Southeast Asia 2024 at MITEC Kuala Lumpur Malaysia - May 28 - 30, 2024
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise