Login
 IP's Search 
 
 
PortabilityShow All
Only
Only
Only
Only
Only
Only
Only
Only
Only
Only
Only
 Search Result 
« Prev | 1 2 3 | Next »
Displaying 201-238/238

PicoPIC16
Features
PIP-AMBA-E -- SoC Kernel for ARM9 AMBA Bus Systems
Features
Posedge-E2E-2G --Multiport Ethernet Switch IP with IEEE 1588 & Audio/visual (AV) bridging Support
Features
posedge-IPSEC-1.0 --IP Security Protocol Processing Engine
Features
posedge-L2SEC --IEEE802.1AE (MACsec) Processing Engine/L2 Security Engine
Features
posedge-SUBSYS-1.1 -- Processor Independent AHB-APB subsystem
Features
posedge-UNISEC --Unified Security Engine supporting both IPSEC and MACsec (IEEE802.1AE) at 1Gbps to 10Gbps rates
Features
Reed Solomon Encoder / Decoder II
RS(255, 239) with Erasures
Features
RW-BLE - Single Mode Bluetooth Low Energy Baseband Controller, software and profiles
Features
RW-BT-BB - Bluetooth 2.1+EDR / 3.0 Baseband Controller
Features
S4000
Features
SCADC12F.C35
Features
SD 3.0 / SDIO 3.0 / eMMC 5.0 Host Controller IP
Features
Serial ATA (SATA) I/II Host Controller - so_ip_sata2_hctrl
Features
SHA2-256 hash with HMAC mode
DSHA2-256
Features
Single, Dual, Quad, & Octal SPI Flash Controller for AHB
OSPI-XIP-AHB
Features
Spartan-6 FPGA GTP Transceiver Wizard
Features
T1-DFRMC1 T1 Deframer; 268 Slices, 139 IOBs and 1 CLKIOBs used, System clock fmax >40 MHz
T1-DFRMD1 T1 Deframer; 621 Logic cells and 140 I/Os of 20K600EBC652 PLD device utilized, 64.5 MHz post layout performance
T1E1-FRMC1 T1/E1 Framer; 126 Slices, 87 IOBx and CLKIOBs used, System clock fmax >40 MHz
T1E1-FRMD1 T1/E1 Framer; 366 Logic cells and 88 I/Os of 20K600EBC652 PLD device utilized, 60.5 MHz post layout performance
Trellis Decoder; 67,500 gates typical (user parameterised design), size and max clock depends on technology and parameters.
TSN Ethernet Subsystem
TSN_CTRL
Features
UART IP Core with SDLC Function
Features
Ultra Low Latency 25Gbit/s Ethernet MAC
CT 1025
Features
Ultra-Small 8051-Compatible Microcontroller IP Core
T8051XC3
Features
USB 2.0 Audio Devices Design Platform
Features
USB 2.0 Device Controller
Features
USB 2.0 Human Interface Devices Design Platform
Features
USB 2.0 Mass Storage Devices Design Platform
Features
USB 3.0 Device IP
Features
Virtex-4 FPGA RocketIO GT11 Transceiver Wizard
Features
Virtex-5 FPGA RocketIO GTP Transceiver Wizard v2.1.
Features
Virtex-5 FPGA RocketIO GTX Transceiver Wizard
Features
Virtex-6 FPGA GTH Transceiver Wizard
Features
Virtex-6 FPGA GTX Transceiver Wizard
Features
Viterbi Encoder/Decoder; 2,000 to 40,000 gates typical (user parameterised design), size and max clock depends on technology and parameters.
« Prev | 1 2 3 | Next »
Displaying 201-238/238



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise