Part Number : dwc_hbm3_controller
Short Desc. : HBM3 for controller
Overview :

DesignWare HBM3 Controller IP is optimized for power, latency, bandwidth, and area, supporting the JEDEC HBM3 standard. The controller interoperates with the DesignWare HBM3 PHY IP via an extended DFI 5.0 interface to create a complete memory interface solution. The HBM3 controller with pseudo[1]channel support and flexible configuration options enhances memory bandwidth. The Controller includes software configuration registers, which are accessed through the Arm AMBA APB v2.0 specification interface.

The DesignWare HBM3 Controller includes the advanced dynamic memory access command scheduler (eg. CAM, QoS), memory protocol handler (eg. refresh, refresh management), Power saving capabilities (eg. self-refresh, power down, DFI low power, frequency change), reliability features (Read/Write DQ parity, command access (CA) parity, single error correction—double error detection error correcting code—SEC-DED ECC), PHY management and DRAM maintenance control (controller update, PHY update, controller message) and pseudo-channel support.

Features : - JEDEC HBM 3.0 DRAM
- DFI 5.0 complaint interface to HBM3 PHY
- Multiport Arm® AMBA® interface (4 AXI AXI™) with managed QoS or single-port host interface, per pseudo-channel
- Data rates up to 6.4 Gbps (DFI 1:1:2) (1.6 GHz controller clock)
- Up to 32 pseudo channels
- 16 to 64 banks per pseudo channel
- Channel density of 2Gb to 32 Gb
- Multiple stack height support
- Data scrubbing
- Autonomous per-bank/all-bank refresh
- Autonomous refresh management
- Periodic management control
- DBIac support
- Dynamic Memory Access Scheduling (CAM Base Scheduling)
- CAM size (32 or 64)
- Read Modify Write (RMW)
- Page policy (Open, Close with timer)
- Anti-starvation control
- Address collision control (data coherency)
- Programmable logical to physical address remapping
Categories :
Maturity : Available on request
Portability :
Type : Soft
Deliverables : - Executable .run installation file which includes: – Custom-configured RTL source code (using Synopsys coreConsultant) – Synthesis (Design Compiler® and Fusion Compiler®), design-for-test, and power reduction scripts – Spyglass lint, CDC, RDC scripts (with Synopsys defined rules/goals) – SystemVerilog verification environment containing, sample integrations of DesignWare HBM3 Controller with the HBM3 PHY and sample test cases
- Documentation: Databook, User Guide, Installation Guide, and Release Notes
- Synopsys coreConsultant tools to support design flow management (eg. generate RTL, synthesis and spyglass constraints, IPXACT, simulation, and many others)

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise