Login

 austriamicrosystems AG 
Part Number : ADC1220.C35
Overview :
The Macro Cell ADC1220.C35 is a 12-bit high-speed pipelined ADC core cell with sampling rates up to 20MSamples/sec. It uses a fully differential Piplined architecture with a first 3.5-bit stage, followed by seven 1.5-bit per stage and digital error correction to achieve improved linearity performance. A wide-band input sample-and-hold circuit is build-in to provide low-jitter, sub-sampling capability with inherent frequency down-conversion. The raw digital words are synchronized by a chain of delay stages and overlapped and processed by the digital error correction logic to produce the 12-bit digital output code.
Features : - Resolution 12 Bit
- Maximum Sampling Rate 20MSample/sec
- Supply Range between 3.0 V and 3.6 V
- Wide Junction Temperature Range from -40 °C to +125 °C
- Bandgap Reference Voltage (VBG) must be set to 1.25V or 1.875V at 3.3V Supply and with Internal References
- Common Mode Voltage (VCM) must be 1.65V at 3.3V Supply
- Negative Reference Voltage (VREFN) is VCM-(VBG*0.4) at 3.3V Supply
- Positive Reference Voltage (VREFP) is VCM+(VBG*0.4) at 3.3V Supply
- Negative and Positive Analog Input Voltage Range from 0.9V to 2.4V at 3.3V Supply
- Full Scale Range ±(VREFP-VREFN) at 3.3V Supply
- Total Power Consumption typical 380mW
Categories :
Portability :
Type : Soft



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise