Login

 Xilinx 
Short Desc. : OPB EMAC
Overview :
The OPB 10/100 EMAC core provides an Ethernet Media Access Control function running at 10 Mb/s and 100 Mb/s (Fast Ethernet), designed to the IEEE 802.3 specification. The core interfaces with industry standard Physical Layer (PHY) devices via a standard Media Independent Interface (MII). An IBM On-Chip Peripheral Bus (OPB) is also built-in for interfacing with PowerPC 405, MicroBlaze, and other processors. The core supports 10BASE-T and 100BASE-TX/FX compliant PHYs in full or half duplex mode. It is sold as part of the Xilinx 10/100 Ethernet MAC Solution Package, which also includes the OPB 10/100 EMAC Lite and PLB 10/100 EMAC core.
Features : - 32-bit OPB master and slave interfaces
- Memory mapped direct I/O interface to registers and FIFOs
- Simple DMA and Scatter/Gather DMA support for reduced processor and bus
- Supports Unicast, Multicast, and Broadcast Transmit and Receive modes, and
- Programmable interframe gap
- VLAN frame support
- Configure with EDK (Embedded Development Kit)
- Evaluation version available in EDK
Categories :
Portability :
Type : Soft



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise