|High-Level Data Link Control (HDLC) is bit-oriented and synchronous, and the most commonly used OSI Layer 2 protocol. Designed specifically for FPGA devices the MC-ACT-HDLC core provides the HDLC frame structure for OSI layer 2. The design is intended to be integrated with either FIFO or DMA memory, for both transmitting and receiving. The transmitter and receiver are independent blocks with separate clocks, allowing separate transmit and receive data rates. For more information or to obtain this core, please contact Avnet Engineering Services.