VeriSilicon Holdings Co., Ltd. 
Part Number : S13V33_PRG_11
Overview :
Present IP devises a NO-CAP regulator which generates 1.2V voltage from 3.3V power supply
and provides100mA plus loading current. Targeted in the SMIC 0.13um 1.2V/3.3V 1P8M logic
process, this IP operates stably without any loading capacitor.
Features : - Process: SMIC 0.13um 1.2V/3.3V 1P8M logic process
- Input voltage: 2.5V to 3.6V
- Output voltage: 1.2V±10%
- Minimum output current drive capability: 100mA
- Current limit: 300mA
- Standby current: Idd=100uA (Typ)
- Output loading capacitor: 0~50nF
- Operating temperature: -40°C~+25°C~+125°C
- IO style: DUP IO
- More details, please go to below website to contact VeriSilicon location sales: http://www.verisilicon.com/en/contactus.asp
Categories :
Portability :
Type : Hard
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers

© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise