Login

 VeriSilicon Holdings Co., Ltd. 
Part Number : T13V25_DUPIO_01
Overview :
VeriSilicon TSMC 0.13μm 1.2V/2.5V DUP I/O Cell Library developed by VeriSilicon is optimized for Taiwan Semiconductor Manufacturing Company (TSMC) 0.13μm Logic 1P8M Salicide 1.2/2.5V process. This library supports Device Under Pad (DUP). This library includes analog I/O cell part and digital I/O cell part, and the digital I/O cells can take 3.3V tolerance and work with configurable and variable driving strength between 2mA - 24mA. This library supports Inline I/O pad.
Features : - TSMC 0.13μm Logic 1P8M Salicide 1.2V/2.5V process
- Low area and low cost design using DUP technique
- 1.2V core power, 2.5V IO, digital IO supports 3.3V tolerance
- This library includes analog I/O cell part
- Configurable output driving capability with different slew rate
- Supports configurable pull up and pull down resistor
- Supports both CMOS input and Schmitt input with LVTTL compatible
- Provides 2Mhz ~ 27Mhz OSC IO cell
- Suitable for six, seven, or eight metal layers of physical design
- Competitive pad pitch and height
Categories :
Portability :
Type : Hard
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise