VeriSilicon Holdings Co., Ltd. 
Part Number : S13V33_PLL_05B
Overview :
This PLL is designed for audio clock generation. The reference clock is 13.5MHz crystal or the input clock. It supports 256*fs clock output and 384*fs clock output, where fs is the audio system sample rate of 32kHz/44.1kHz/48kHz. It integrates a phase frequency detector (PFD), a loop filter (LP), a voltage control oscillator (VCO), a current reference, two programmable dividers and other supportive circuits.
Features : - Process: SMIC 0.13um 1P6M 1.2v/3.3v Logic Process
- Supply voltage: 3.3v +/-10%; 1.2v+/-10%
- Reference input: 13.5MHz crystal or external clock
- Clock output: fs*256(384) fs=48KHz/44.1KHz / 32KHz / 24KHz / 22.05KHz / 16KHz / 12KHz / 11.025KHz / 8KHz
- Output duty cycle: 49~51%
- Current: less than 1.5mA
- Operating temperature: 0~85°C
Categories :
Portability :
Type : Hard

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise