Verification Methodology Manual for Low Power
by Srikanth Jadcherla , Janick Bergeron , Yoshio Inoue , David Flynn



List Price: $40.00
Amazon Price: $22.56
You Save: $17.44 (44%)
Availability: Now



Editorial Reviews
Power management is now the biggest barrier to the continuation of Moore s law, and low power IC designs have introduced new classes of bugs and silicon failures. As a result, successful verification of low power designs has an immense impact on the overall success of a product. Today s verification tools have evolved to detect these bugs as early as at the RTL design stage, which reduces the risk of field failures. However, tools alone are not sufficient. A rigorous verification methodology for low power is the correct prescription for avoiding unpleasant and costly surprises.

Leveraging years of collective industry best practices, the Verification Methodology Manual for Low Power (VMM-LP) introduces a new verification methodology for low power and provides a blueprint for successful verification of low power designs. It describes the common causes of low power design failures, the impact of low power on the specification of power intent, the implementation of test plans, the setup of testbenches and the metrics of verification using assertions and coverage. The VMM-LP builds on the base classes in industry standard VMM to enable the deployment of a consistent, reusable, and scalable power-aware verification environment across multiple design projects within a company. In addition to benefitting from the extensive practical experience of the authors from ARM, Synopsys, and Renesas, the VMM-LP is also peer-reviewed by more than 30 low power design and verification experts from around the world.



Book Details
  • Media : Paperback
  • Publisher : Synopsys (February 18, 2009)
  • Language : English
  • ISBN : 160743413X
  • Amazon.com Sales Rank : # 4,275,116 in Amazon.com Books Sales

Downstream : Solutuions for Post processing PCB Designs

Aldec

Featured Video
Jobs
Principal Engineer, Firmware Engineering for Western Digital at Milpitas, California
Mid to Senior Level Electrical Engineer for Gordon Prill, Inc at Santee, California
Sr. Electrical Hardware Project Engineer for Stellartech Research Corp at Milpitas, California
Upcoming Events
MIPI DevCon Taipei at Taipei Taiwan - Oct 18, 2019
VSDOpen 2019 Conference at India - Oct 19, 2019
Linley Fall Processor Conference at Hyatt Regency Santa Clara 5101 Great America Pkwy Santa Clara CA - Oct 23 - 24, 2019
SMTA Guadalajara 2019 at Expo Guadalajara Guadalajara, Mexico - Oct 23 - 24, 2019



Internet Business Systems © 2019 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise