View in your browser
Tuesday, October 10, 2017
What's New on EDACafe
Verific's Parser Platform Selected as Efinix Integrated Design Environment Front End
Silvaco to Showcase Platform Products at ARM TechCon
QuickLogic Partners with AcconSys to Expand eFPGA Design Activity in China
Kester Launches Robotic Cored Wire
Mouser Electronics and Grant Imahara Present Final Video of Shaping Smarter Cities Series
NI AWR Design Environment Adds PDK Support for ON Semiconductor IPD Process
Traditional PC Market Further Stabilizes As Top Companies Consolidate Share, According to IDC
T.J. Rodgers Funds MIT Research Laboratory In Electronics
More EDA News
Embedded, IP & SoC News
Hiroshima University Research Team Accelerates the Development of a Computer-Aided Medical Diagnosis System with Cadence Tensilica Vision P6 DSP Core and Protium S1 FPGA-Based Prototyping Platform
IAR Systems' CTO Shares his View of Future Embedded Development at Arm TechCon
WISeKey Semiconductors Continues its Rapid Growth by Delivering Hardware-based Encryption for GDPR Compliant…
Richardson Electronics Reports First Quarter Fiscal 2018 Results and Declares Quarterly Cash Dividen…
Cadence Achieves TÜV SÜD's First Comprehensive "Fit for Purpose - TCL1" Certification in Support of…
Toshiba Expands U-MOS IX-H MOSFET Family, Adds 40V N-Channel Devices
Magewell Doubles 4K Capture Density with New Dual-Channel Ultra HD Cards
Toshiba Memory Corporation to Further Invest in Production Equipment for Fab 6 at Yokkaichi Operatio…
More IC News
Outside Sales Engineer for
at Gilbert, Arizona
IC Design Engineer for
at Campbell, California
Senior QA Lead for
at San Jose, California
Senior Engineer (ICP-MS) - for
at San Jose,, California
at Firenze Fiera Florence Italy - Mar 25 - 29, 2019
ISS Europe 2019
at Excelsior Hotel Gallia Milan Italy - Mar 31 - 2, 2019
EDI CON 2019
at China National Convention Center Beijing China - Apr 16 - 18, 2019
at Saratoga Springs City Center NY - May 6 - 9, 2019
Veloce delivers capacity for AI/ML chip verification beyond 10B gates
Latest Blog Posts
Silvaco Nanometer Newsbyte
by Graham Bell
What are the Challenges of Nanometer Library Characterization?
by Colin Walls
Embedded file systems
by Sanjay Gangal
Verific Celebrates 20 years in the SystemVerilog and VHDL Parser Business
by Roberto Frazzoli
Major stories this week: Interconnect fabric, RISC-V ecosystem, ARM Neoverse, USB4
More EDA Blogs
- DDR 4/3 PHY: The TCI DDR PHY is a high-performance, scalable system using a …
- Hardware RTP Stack for H.264 Stream Decapsulation
- Ultra Wide Band Digital Up Converter (DUC)
Northwest Logic Inc.
- PCI Express™ 5.0 specification compliant - backward compatible with …
Find detailed information about thousands of commercially available IP blocks from more than 230 suppliers.
You are registered as: [email@example.com].
CafeNews is a service for EDA professionals. EDACafe.com respects your online time and Internet privacy.
Edit or Change
my newsletter's profile details.
me from this newsletter.
Copyright © 2019, Internet Business Systems, Inc. — 25 North 14th Steet, Suite 710 San Jose, CA 95112 — +1 (408) 882-6554 — All rights reserved.