View in your browser
Monday, February 18, 2019
What's New on EDACafe
Media Alert: New Application Note Features NI AWR Software Network Synthesis for Matching-Circuit Design
RISC-V Foundation Announces Call for Speakers for RISC-V Workshop Zurich
Cadence Reports Fourth Quarter and Fiscal Year 2018 Financial Results
Cadence and Green Hills Software Announce Strategic Partnership to Accelerate Embedded System Safety…
Optomec Showcases Aerosol Jet 3D Printing Systems at Flexible Electronics Conference
DVCon U.S. 2019 Begins Next Week!
Tom Fitzpatrick to Receive Accellera Systems Initiative Technical Excellence Award
Breker Verification Systems adds Unique Deployment Flows to Trek5 Test Suite Synthesis for UVM Block,…
More EDA News
Embedded, IP & SoC News
GreenWaves Technologies Announces 7M€ Series A Funding with Huami, Soitec and Other Investors
Pixelworks Unveils 5th Generation Mobile Processor – Advancing The 5G Visual Experience
Anritsu's MT8000A 5G Tester Contributes to Verify the Advanced Technologies of MediaTek's 5G Modem
SOITEC : Soitec and Simgui Announce Enhanced Partnership and Increased Production Capacity of 200mm …
JEDEC Updates Standard for Low Power Memory Devices: LPDDR5
Keysight Technologies Launches First Integrated Dual Channel 44 GHz Vector Signal Generator With 2 GHz…
Cirrus Logic Introduces Industry’s Smallest, Low-Power Boosted Smart Audio Amplifier to Support Global…
Intrinsic ID at RSA 2019: Unclonable Identities to Combat Reverse Engineering, Counterfeiting and Cloning…
More IC News
Senior FPGA Engineer for
MaXentric Technologies LLC
at Fort Lee, New Jersey
at Sankt Goar Germany - May 27 - 29, 2019
56th Design Automation Conference
at Las Vegas Convention Center Las Vegas NV - Jun 2 - 6, 2019
Robotics Summit & Expo 2019
at Seaport Hotel & World Trade Center Boston MA - Jun 4 - 6, 2019
Machine Learning & AI Developers Conference
at Santa Clara Convention Center – Mission City Ballroom 5001 Great America Pkwy Santa Clara CA - Jun 5 - 6, 2019
Thalia Interview: Can efficient Analog IP reuse be a reality?
Thalia Design Automation
Latest Blog Posts
by Roberto Frazzoli
Major stories this week: smartphone shakeup; FPGAs; analog IP; UVM; SLAM; acquisitions; smart buildings
Hardware Emulation Journal
by Jean-Marie Brunet
Post-silicon SW Debug, AI/ML and SSD Design Verification all at Mentor U2U 2019
by IC Insights
After 2Q19 Bottom, Expectations Increase for a 3Q19 IC Market Rebound
Agnisys Automation Review
by Louie De Luna
Not your Average UVM Testbench Generator – Unveiling at DAC 2019
More EDA Blogs
- MIPI CSI-2 MASTER PHY IP
- Power Switch for Integrated PMU (Silicon-proven 40 nm, dual-mode)
- MIPI DSI-2 controllers with VESA DSC for high-speed serial interface between …
Silicon Library Inc.
- SD UHSII PHY supportings SD4.x
Find detailed information about thousands of commercially available IP blocks from more than 230 suppliers.
You are registered as: [_EMAIL_].
CafeNews is a service for EDA professionals. EDACafe.com respects your online time and Internet privacy.
Edit or Change
my newsletter's profile details.
me from this newsletter.
Copyright © 2019, Internet Business Systems, Inc. — 25 North 14th Steet, Suite 710 San Jose, CA 95112 — +1 (408) 882-6554 — All rights reserved.