All Categories : Technical Presentations Bookmark and Share

Title : eASIC reduces multi-level package design times with CST MICROWAVE STUDIO
Company : CST - Computer Simulation Technology
File Name : CST-successstory-eASIC-web-edacafe.pdf
Size : 426865
Type : application/pdf
Date : 23-Jan-2014
Downloads : 2

Rate This File
5 Stars
4 Stars
3 Stars
2 Stars
1 Star

When designing a chip for a high-speed application, the whole channel, including the package and the printed circuit board affects the performance. Find out how multi-level package design times can be reduced with the help of CST.
User Reviews More Reviews Review This File
Aldec

Featured Video
Jobs
Principal Engineer - ASIC Implementation for Microchip at Portland, Oregon
Hardware Design Engineer for FlexRadio at Austin, Texas
Senior RF Design Engineer for Lockheed Martin at Chelmsford, Massachusetts
Embedded Firmware Engineer for FlexRadio at Austin, Texas
Firmware Engineer for Western Digital at Colorado Springs, Colorado
Principal Engineer, Firmware Engineering for Western Digital at Milpitas, California
Upcoming Events
Sensors Expo & Conference 2019 at McEnery Convention Center San Jose CA - Jun 25 - 27, 2019
Nanotech 2019 at Tokyo Big Sight East Halls 4-6 & Conference Tower Tokyo Japan - Jun 30 - 1, 2019
MPSoC Forum 2019 at The Prince Hakone Lake Ashinoko Kanagawa Japan - Jul 8 - 12, 2019
ES Design West at South Hall, Moscone Center 747 Howard Street San Francisco CA - Jul 9 - 11, 2019



Internet Business Systems © 2019 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise