All Categories : Technical Papers : RF and Microwave Engineering Bookmark and Share

Title : Optimized Illumination Directions of Single-Photon Detectors Integrated with Different Plasmonic Structures
Company : Comsol
Date : 10-Apr-2013
Downloads : 1

Rate This File
5 Stars
4 Stars
3 Stars
2 Stars
1 Star

Featured Paper by M. Csete, Á. Sipos, A. Szalai & G. Szabó

The optimal orientations of different single-photon detector designs were determined by COMSOL software package. Absorption of niobium-nitride (NbN) stripes in two different (p=220 nm, 3p=660 nm) periodic patterns integrated with plasmonic elements was studied. In OC-SNSPDs consisting of ~quarter-photon-wavelength nano-cavity the optimum direction is perpendicular incidence onto NbN stripes in P-orientation. Improved absorptance is attainable in S-orientation of nano-cavity-array integrated NCAI-SNSPDs, and of nano-cavity-deflector-array integrated NCDAI-SNSPD. In short-periodic NCAI-SNSPD polar-angle-independent perfect absorptance is achievable, while in long-periodic NCAI-SNSPD surface waves result in absorptance enhancement at specific orientations. Illumination of long-periodic NCDAI-SNSPDs at polar angle corresponding to double resonance condition makes possible to reach 82% absorptance due to E-field enhancement via plasmonic modes resonant in nano-cavities and propagating below NbN stripes.
User Reviews More Reviews Review This File
Featured Video
Editorial
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Breaking Down Chip Design Functional Verification with Breker’s Adnan Hamid
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Welcome Back to DAC – in Person – in San Francisco
Vincent ThibautArteris IP Blog
by Vincent Thibaut
Why Automate Traceability?
Jobs
NAND Hardware Engineer for Apple Inc at Cupertino, California
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
Logic Design Engineer for Intel at Santa Clara, California
Circuit Design & Layout Simulation Engineer - Co-Op (Spring 2021) for Global Foundaries at Santa Clara, California
Upcoming Events
67th Annual IEEE International Electron Devices Meeting at Hilton San Francisco Union Square hotel San Francisco - Dec 11 - 15, 2021
67th Annual International Electron Devices Meeting at Hilton San Francisco Union Square Hotel San Francisco, CA - Dec 13 - 15, 2021
DVCon India 2021 at India - Dec 14 - 16, 2021
SEMICON Japan 2021 Hybrid at Tokyo Big Sight / Online Tokyo Japan - Dec 15 - 17, 2021



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise