All Categories : Technical Papers Bookmark and Share

Title : Accelerating CRCs on eSi-RISC with user-defined instructions
Company : EnSilica Ltd
Date : 10-Jan-2010
Downloads : 1

Rate This File
5 Stars
4 Stars
3 Stars
2 Stars
1 Star

This application note provides some practical examples of calculating a cyclic redundancy check (CRC) on 16 and 32-bit versions of eSi-RISC, and looks at how the user-defined instruction extensions can provide a saving in power, computation cycles and reclaiming memory space.
User Reviews More Reviews Review This File
Downstream : Solutuions for Post processing PCB Designs

Aldec

Jobs
Product Marketing Manager for MathWorks at Natick, Massachusetts
Software Engineering Manager - DevOps for Xilinx at San Jose, California
Staff Verification Engineer for Xilinx at San Jose, California
Upcoming Events
ASMC 2019 at Saratoga Springs City Center NY - May 6 - 9, 2019
Semicon Southeast Asia 2019 at Kuala Lumpur Malaysia - May 7 - 9, 2019
ASYNC 2019 at Art Hotel Hirosaki City the JR Hirosaki Station Hirosaki Japan - May 12 - 15, 2019
The ConFab 2019 at Las Vegas NV - May 14 - 17, 2019
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL



Internet Business Systems © 2019 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise