All Categories : Technical Papers Bookmark and Share

Title : Accelerating CRCs on eSi-RISC with user-defined instructions
Company : EnSilica Ltd
Date : 10-Jan-2010
Downloads : 1

Rate This File
5 Stars
4 Stars
3 Stars
2 Stars
1 Star

This application note provides some practical examples of calculating a cyclic redundancy check (CRC) on 16 and 32-bit versions of eSi-RISC, and looks at how the user-defined instruction extensions can provide a saving in power, computation cycles and reclaiming memory space.
User Reviews More Reviews Review This File
Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Another Great Quarter for the Electronic System Design Ecosystem
Vincent ThibautArteris IP Blog
by Vincent Thibaut
Why Automate Traceability?
Jobs
Test and Measurement System Architect for Xilinx at San Jose, California
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
SerDes Applications Design Engineer for Xilinx at San Jose, California
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
Upcoming Events
VSDOpen 2021 Online Conference at Online event India - Oct 19 - 23, 2021
DVCon Europe 2021 at Germany - Oct 26 - 27, 2021
SemIsrael Expo 2021 - November 9, 2021 at Avenue Convention Center, Israel Haifa Israel - Nov 9, 2021
Semicon West Hybrid 2021 at Moscone North and South San Francisco, CA - Dec 7 - 9, 2021



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise