All Categories : Technical Papers Bookmark and Share

Title : STIL Verifier: Post-Silicon Functional Test Automation within Cadence Incisive
Company : Globetech Solutions
Date : 26-Jul-2011
Downloads : 3

Rate This File
5 Stars
4 Stars
3 Stars
2 Stars
1 Star

Earlier this year, Globetech Solutions announced STIL Verifier, the industry’s fastest route from functional verification to functional silicon test and debug. STIL Verifier aims at extending verification capabilities into the post-silicon validation domain. Its goal is also to leverage verification environment constructs, process data, and design knowledge to increase effectiveness and reduce cost during debug, validation, and volume test of semiconductor devices.
User Reviews More Reviews Review This File
Looking at STIL - stevebr - Report As Inappropriate

Aldec

Jobs
Staff Verification Engineer for Xilinx at San Jose, California
Product Marketing Manager for MathWorks at Natick, Massachusetts
Software Engineering Manager - DevOps for Xilinx at San Jose, California
Upcoming Events
ASMC 2019 at Saratoga Springs City Center NY - May 6 - 9, 2019
Semicon Southeast Asia 2019 at Kuala Lumpur Malaysia - May 7 - 9, 2019
ASYNC 2019 at Art Hotel Hirosaki City the JR Hirosaki Station Hirosaki Japan - May 12 - 15, 2019
The ConFab 2019 at Las Vegas NV - May 14 - 17, 2019
DownStream: Solutions for Post Processing PCB Designs
TrueCircuits: IoTPLL



Internet Business Systems © 2019 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise