All Categories : Technical Papers : White Papers Bookmark and Share

Title : New Approach to Accelerating Analog Layout Surpasses Full Custom and Traditional Automation Methodologies
Company : Tanner EDA
File Name : HiPer DevGen-Hi-Res.pdf
Size : 782383
Type : application/pdf
Date : 15-Jun-2010
Downloads : 10

Rate This File
5 Stars
4 Stars
3 Stars
2 Stars
1 Star

Despite many efforts to automate analog design and layout, these tasks remain primarily a full custom process, ; with the result that analog is occupying a larger and larger portion of the total design cycle time. Efforts to automate analog design have not been successful in the marketplace because the tools have not been able to equal the quality levels of full custom design, are complex to set up and use, and are expensive. Tanner EDA’s new tool forgoes full automation in favor of accelerating the layout process by generating key analog design primitives, such as current mirrors and differential pairs. These primitives are often the most time-consuming aspect of layout and indeed the parts that are critical to the functionality of the silicon. The new tool applies matching techniques to address common processing artifacts, produces the optimal solution for parasitics and silicon area, and creates devices optimized for high yield. This paper outlines explains how.
User Reviews More Reviews Review This File
 Advanced Asembly

Featured Video
Editorial
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Special Report: Machine Learning in EDA
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Remembering Jim Hogan
Colin WallsEmbedded Software
by Colin Walls
Variable declarations in C – plenty of pitfalls
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
AUGER: Celebrating Our Users
Jobs
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
Test and Measurement System Architect for Xilinx at San Jose, California
Business Operations Planner for Global Foundaries at Santa Clara, California
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
Circuit Design & Layout Simulation Engineer - Co-Op (Spring 2021) for Global Foundaries at Santa Clara, California
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
Upcoming Events
IPC APEX EXPO 2021 Goes Virtual at - Mar 8 - 12, 2021
ADAS Sensors 2021 at The Henry Hotel 300 Town Center Drive Dearborn MI - Apr 7 - 8, 2021
ISQED'21 - 22nd International Symposium at POB 607 Los Altos CA - Apr 7 - 9, 2021
SEMI MEMS & Sensors Industry Group (MSIG), MSTC 2021 at United States - Apr 13 - 15, 2021



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise