Fuji Electric Cuts Development Time 25 Percent With Cadence Virtuoso Accelerated Parallel Simulator

SAN JOSE, CA -- (MARKET WIRE) -- Oct 05, 2011 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced that Fuji Electric reduced by 25 percent both the development time for power management ICs and the verification time for systems by deploying the Cadence Virtuoso Accelerated Parallel Simulator. The Japanese power management IC company used the simulator in the robust Cadence Virtuoso Analog Design Environment, resulting in dramatic time savings while helping improve quality.

"More and more leading companies are recognizing the time-to-market advantages they can attain by using the Cadence Virtuoso Accelerated Parallel Simulator," said John Pierce, product marketing director, custom simulation, Silicon Realization at Cadence. "Integrating tightly and seamlessly with the Virtuoso Analog Design Environment, the simulator beats baseline SPICE simulation performance and enables companies like Fuji Electric to conduct more thorough, comprehensive verification, reducing risk and improving quality."

Fuji Electric develops power management ICs and the power devices that use these ICs for new energy, green IDC, and automotive applications. The Virtuoso Accelerated Parallel Simulator was among the technologies required to perform a conceptual design and to verify a full-chip system.

"Our design team shifted from our traditional approach for a conceptual design to the Virtuoso Accelerated Parallel Simulator-based circuit simulation environment for the entire design process, and achieved the 25 percent reduction in the lead-time for custom/analog design," said Dr. Naoto Fujishima, general manager of Device Development Dept., Si Device Development Center, Electronic Device Laboratory of Fuji Electric. "In addition, the combination of Verilog-A models and the Virtuoso Accelerated Parallel Simulator further speeds verification time and allows design teams to verify a whole system with a shorter lead time. As a result, we are able to deliver high quality devices with the shortest lead time."

The Virtuoso Accelerated Parallel Simulator, part of Virtuoso Multi-Mode Simulation, performs high-performance SPICE-accurate simulation for faster convergence on design goals while offering scalable performance and capacity.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

Cadence and Virtuoso are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

For more information, please contact:
Dean Solov
Cadence Design Systems, Inc.
408-944-7226

Email Contact 





Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Breaking Down Chip Design Functional Verification with Breker’s Adnan Hamid
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Welcome Back to DAC – in Person – in San Francisco
Vincent ThibautArteris IP Blog
by Vincent Thibaut
Why Automate Traceability?
Jobs
Business Operations Planner for Global Foundaries at Santa Clara, California
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
NAND Hardware Engineer for Apple Inc at Cupertino, California
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
CSM Design Verification Lead for Apple Inc at Cupertino, California
Upcoming Events
Semicon West Hybrid 2021 at Moscone North and South San Francisco, CA - Dec 7 - 9, 2021
67th Annual IEEE International Electron Devices Meeting at Hilton San Francisco Union Square hotel San Francisco - Dec 11 - 15, 2021
67th Annual International Electron Devices Meeting at Hilton San Francisco Union Square Hotel San Francisco, CA - Dec 13 - 15, 2021
DVCon India 2021 at India - Dec 14 - 16, 2021



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise