DMAP Announces Development of DO-254 DAL A Complex Semiconductor IP, Fully Verified with Mentor Graphics Questa® Functional Verification Platform

DMAP, a company focused on high reliability semiconductor applications and producing DO-254 compliant IP, has made available to the market PCI Express and Ethernet (Gigabit, 10G) IP for DO-254 applications that has been verified using SystemVerilog and Assertion Based Verification (ABV) in an OVM environment. Adherence to DO-254 compliance during development, and verified using advanced verification methods supported by Mentor Graphics industry-leading Questa® functional verification platform, ensures thorough testing of these complex IP devices.

DO-254 explicitly requires functional coverage, a verification approach that ensures all requirements have been covered in the designed hardware. The DO-254 standard states the following: “Evidence is provided that the hardware implementation meets the requirements” [DO-254 6.2.1-1]. Regardless of the level of design (LRU, board, device, IP) and design assurance level (DAL) of the item, functional coverage is the fundamental metric of every ‘safe’ design flow.

Supplementing a requirements-driven approach to verification and functional coverage, HDL code coverage is also commonly used in DO-254 programs. While not explicitly mentioned in DO-254, code coverage is often used in support of elemental analysis, an advanced verification method described in DO-254 Appendix B to ensure that all the design elements have been exercised during verification. Newer regulatory policy has mandated the use of code coverage for DAL A and B digital hardware projects. Specifically, the recent EASA CEH memo states”…an HDL code coverage measurement is an acceptable means to assess the way the HDL code has been exercised during device functional verification by simulation.” [EASA CM-SWCEH-001].

With the Questa functional verification platform from Mentor Graphics, DMAP’s verification team has been able to reach 100% coverage on both hardware requirements (i.e., functional coverage) and HDL code (i.e., code coverage) in an automated way. Quite straightforward, both functional and code goals are extracted from the document which describes the verification procedures (HVCP) or verification‘s code (SV) then Questa® simulator is able to automatically answer the question: Are we done?

“DMAP’s team is pioneering advanced verification techniques on DO-254 compliant IP” stated Michelle Lange, DO-254 Program Manager at Mentor Graphics. “It’s good to see these methods – which are used extensively in every other industry because they offer more efficient and higher quality results – being used now in an industry where verification effectiveness is so crucial. DMAP, with their use of Questa and advanced methods, is demonstrating their leadership and understanding of the value of these methods in support of safety-critical design.”

“By using more modern verification techniques such as SystemVerilog, formal methods, ABV, and Bus Functional Models (BFMs), we are now able to reach all DO-254 goals on very high complex IP or FPGA designs in a short amount time and for a competitive cost.” said James Bezamat, CEO and DO-254 evangelist at DMAP.

Already available for DO-254 DAL A designs, our Generation One PCI Express Endpoint and 10/100/100 Ethernet MAC semiconductor IP products can be customized on request to match your needs. The DMAP’s product list also includes ARINC429 and CAN bus interface.

Contact DMAP at Email Contact to get your evaluation copy.


About DMAP

DMAP is a company focused on high reliability semiconductor application domains. DMAP was founded in 2009 by two highly skilled engineers in the semiconductor area. With more than 40 years of experience, we are able to combine IP and SoC development for ASIC and FPGA target with high reliability methods provided by the DO-254 guidance. High reliable domains such as aeronautic, medical, defense and space, like other mass markets are sensitive to time-to-market constraints and growing system complexity. That's why we offer IP vendors the opportunity to address new markets and the high reliability sub-contractor community the opportunity to buy DO-254 ready IP to speed up their development process. For more information, please email: Email Contact or visit the company’s website at

About Mentor Graphics

Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year of about $915 million. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site:

Read the complete story ...

Review Article Be the first to review this article
Featured Video
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
Staff SerDes Applications Design Engineer for Xilinx at San Jose, California
CSM Design Verification Lead for Apple Inc at Cupertino, California
Sr Engineer - RF/mmWave IC Design for Global Foundaries at Santa Clara, California
Upcoming Events
Strategic Materials Conference (SMC) 2021 at DoubleTree by Hilton san jose CA - Sep 27 - 29, 2021
MIPI DevCon 2021 at Virtual Event - Sep 28 - 29, 2021
Embedded Systems Week at Virtual Conference Virtual Conference - Oct 10 - 15, 2021
DVCon Europe 2021 at Germany - Oct 26 - 27, 2021

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise