Accellera Systems Initiative Announces Call for Nominations for 2012 Technical Excellence Award for EDA and IP Standards Contributions

SAN JOSE, CA -- (MARKET WIRE) -- Jan 16, 2012 --


Who/What
Accellera Systems Initiative, formed last year from the merger of Accellera and the Open SystemC Initiative (OSCI), two industry organizations focused on the creation and adoption of electronic design automation (EDA) and intellectual property (IP) standards, will announce the recipient of its first annual Accellera Systems Initiative Technical Excellence Award at its annual Design and Verification Conference ( DVCon) on February 27, 2012 at the Doubletree hotel in San Jose, California. The Award recognizes the outstanding achievements of a Technical Subcommittee member. Candidates can be nominated by the industry at large and are endorsed and selected by participants in Accellera Systems Initiative Committees. Award nominations are due January 27, 2012. To nominate an individual, please visit http://www.accellera.org/about/awards/.

When/Where
DVCon
February 27-March 1, 2012
DoubleTree Hotel, San Jose, CA

About Accellera Systems Initiative's Technical Subcommittees
Accellera Systems Initiative Technical Subcommittees produce effective and efficient EDA and IP standards for today's advanced IC designs. Participants include member companies and industry contributors. Technical contributors typically have many years of practical experience with IC design and developing and using EDA tools.

Accellera Systems Initiative Technical Committees include:

  • Analog/Mixed-Signal extensions to Verilog (Verilog-AMS)
  • Analog/Mixed-Signal extensions to SystemC™
  • Configuration, Control and Inspection (CCI) standards for exchanging information between SystemC models and tools
  • IP Tagging for data-driven tracking of soft IP
  • IP-XACT™ metadata standard for IP integration
  • Open Verification Library (OVL) assertion library
  • Standard for Co-Emulation Modeling Interface (SCE-MI)
  • Synthesizable subset of SystemC
  • SystemC language standard
  • SystemC Verification (SCV) library
  • Transaction Level Modeling (TLM) standards for modeling systems based on memory-mapped busses in SystemC
  • Unified Coverage Interoperability Standard (UCIS) for verification coverage interoperability
  • Universal Verification Methodology (UVM™) standard

About Accellera Systems Initiative
Accellera Systems Initiative is an independent, not-for profit organization, dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit www.accellera.org. For membership information, please email Email Contact.

About DVCon
DVCon is the premier conference for discussion of the functional design and verification of electronic systems. DVCon is sponsored by Accellera Systems Initiative, an organization focused on the creation and adoption of EDA and IP standards. For more information, please visit www.accellera.org.
For more information about DVCon, please visit www.dvcon.org. Follow @dvcon on Twitter or to comment, please use #dvcon.

UVM, IP-XACT, SystemC, OSCI, and Open SystemC Initiative are trademarks of Accellera Systems Initiative Inc.
All other trademarks and tradenames are the property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

Press Contact 
Georgia Marszalek
ValleyPR LLC for Accellera Systems Initiative
+1 650-345-7477

Email Contact 


Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Ansys’ John Lee on Cultivating Trust within his Team
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
The Role of the Portable Stimulus Standard in VLSI Development
Jobs
Electrical Engineer - ASIC/FPGA for General Dynamics Mission Systems at Florham Park, New Jersey
Senior SOC Design Engineer for Nvidia at Santa Clara, California
Hardware Development Engineer - (PCB) for Cisco Systems Inc at Austin, Texas
FPGA Design Verification Engineer for General Dynamics Mission Systems at Dedham, Massachusetts
Physical Design Engineer (Multiple Openings) for Samsung Electronics at Austin, Texas
Technical Staff Engineer - Hardware (FPGA) for Microchip at San Jose, California
Upcoming Events
SEMICON Southeast Asia 2024 at MITEC Kuala Lumpur Malaysia - May 28 - 30, 2024
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise