eSilicon Expands SerDes IP Licensing Agreement With Avago Technologies

SUNNYVALE, CA -- (MARKET WIRE) -- Feb 07, 2012 -- eSilicon Corporation, the largest independent semiconductor value chain producer (VCP), announced today that eSilicon has expanded its existing agreement with Avago Technologies to include access to Avago's 28nm, 40nm, 65nm and 90nm embedded SerDes cores. The agreement allows eSilicon to offer these high-performance cores and related IP as part of its custom chip development solution, positioning it to address the growing communications and storage ASIC markets. The SerDes cores support a broad range of popular industry standards such as PCI-Express, Fibre Channel, CEI, 10GBASE-KX/KX4/KR, FCoE, GigE, XAUI, and XFI/SFI and are suitable for both chip-to-chip and backplane applications. Avago Technologies has a long legacy of embedded SerDes technology leadership and has shipped more than 200 million SerDes channels. The SerDes cores offer very low jitter, making it possible to integrate many SerDes channels on a single chip.

"SerDes technology is clearly an area where Avago excels, and we are pleased to offer our customers access to an expanded SerDes IP portfolio and related IP bundle," said Patrick Soheili, VP marketing, eSilicon. "Avago's IP, combined with eSilicon's design, productization and manufacturing operations expertise and our foundry partner TSMC's manufacturing expertise provides our customers with a proven way to get a high-performance product to market quickly."

"Avago's IP engagement with eSilicon now spans four process generations," said Frank Ostojic, VP and GM of Avago Technologies' ASIC Products Division. "Our expanded agreement will allow eSilicon to serve a broader range of customers with high-performance, low-power requirements in process nodes ranging from 90nm down to 28nm."

Avago's SerDes cores are based on a modular, multi-rate architecture allowing hundreds of SerDes channels to be easily integrated on a single chip. The SerDes cores include a unique decision feedback equalization (DFE) feature resulting in a number of key performance differentiators such as low overall power, best-in-class data latency, and best-in-class jitter and crosstalk tolerance.

The Avago SerDes cores and the related IP bundle are available immediately to eSilicon customers. For more information, please visit eSilicon's website or contact an eSilicon sales representative in your area.

About Value Chain Producers
A value chain producer (VCP) is a company that collaborates with foundries, IP and service providers, EDA suppliers, package, assembly and test operations in designing and producing chips for fabless IC, IDM and OEM companies. VCPs optimize the economics of customer value chains and enable customers to focus on their product differentiation and market growth.

About eSilicon
eSilicon, the largest independent semiconductor VCP, delivers ASICs to OEMs and fabless semiconductor companies through a fast, flexible, lower-risk path to volume production by deploying its comprehensive suite of design-through-manufacturing services and custom IP offerings. eSilicon serves a wide variety of markets including the communications, computer, consumer and industrial segments.

eSilicon -- Enabling Your Silicon Success™

eSilicon is a registered trademark, and the eSilicon logo and Enabling Your Silicon Success are trademarks, of eSilicon Corporation. Other trademarks are the property of their respective owners.

Add to Digg Bookmark with Add to Newsvine

For more information:

eSilicon Media Contact: 
Susan Cain 
Cain Communications 
(503) 538-2747 

Email Contact 

Sally Slemons
eSilicon Corporation
(408) 616-4695

Email Contact 

Review Article Be the first to review this article

 Advanced Asembly

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
You’re Invited! SEMI’s Innovation for a Transforming World
intelThe Dominion of Design
by intel
The Long Game: Product and Security Assurance
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Setting a High Standard for Standards-Based IP
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
Staff SerDes Applications Design Engineer for Xilinx at San Jose, California
Senior Staff Field Application Engineer for Global Foundaries at Santa Clara, California
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
SerDes Applications Design Engineer for Xilinx at San Jose, California
Business Operations Planner for Global Foundaries at Santa Clara, California
Upcoming Events
Join Chipx2021 - at Tel Aviv Expo convention center Tel Aviv Israel - Jun 21 - 22, 2021
Innovation for a Transforming World -virtual Event at United States - Jul 13 - 14, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
SEMICON Southeast Asia 2021 Hybrid Event at Setia SPICE Convention Centre Penang Malaysia - Aug 23 - 27, 2021
Verific: SystemVerilog & VHDL Parsers
True Circuits PHY

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise