AWR Expands Patent Portfolio and Receives Patent for Block-specific Harmonic Balance Analysis System in Electrical Circuit Design

EL SEGUNDO, Calif. — (BUSINESS WIRE) — March 7, 2012AWR Corporation, the innovation leader in high-frequency EDA software, has been issued a US Patent by the United States Patent and Trademark Office for a “block-specific harmonic balance analysis system.” Originally filed on December 3, 2008, US Patent No. 8,131,521 addresses circuit simulation using multi-rate harmonic balancing. Specifically, the invention -- known as MRHB™ and first available within AWR’s 2009 product release -- speeds the design of complex circuits by enabling the effective reduction of analysis dimensions (e.g., frequency or time).

"MRHB satisfies the needs of our customers to perform steady-state analysis of distributive or dispersive systems with more than two or three signal sources," said Taisto Tinttunen, chief director of engineering of AWR's APLAC® division, who explained the limitation of previous tools and the significance of MRHB. "Harmonic balance engines traditionally do not scale well as the number of tones increases. As a result, simulating a complete receiver or high-speed digital circuit was extremely difficult or impossible because of the high computational cost of nonlinear model evaluations and the extensive memory utilization. MRHB eliminates this limitation by defining harmonic balance analysis on a block-by-block basis. Reducing filtered sources and their harmonics by defining new hybrid tones based on linear combinations of the source tones, as MRHB does now, makes it possible to simulate designs that were previously beyond the reach of the harmonic balance technique."

AWR was also recently awarded U.S. Patent No. 7,346,480, entitled "Impedance Mismatch Modeling in a Data Flow or Discrete Time Based System Simulation.” This invention pertains to directional connectivity described by the interconnections of blocks in a schematic (or netlist) and can be used to propagate arbitrary data from one block to another. For instance, the propagation of impedance data for discrete time-based simulation programs allows for simulation under less than ideal termination conditions between blocks, reducing simulation time and complexity and producing better results.

AWR’s entire patent portfolio can be seen online at www.awrcorp.com/patents

About AWR

AWR, the innovation leader in high-frequency EDA software, dramatically reduces development time and cost for products employed in wireless, high-speed wired, broadband, aerospace and defense, and electro-optical applications. For more information, visit www.awrcorp.com.

Visit AWR at: AWR.TV, AWR Blogs, RSS, Facebook, Twitter, YouTube, and LinkedIn

© Copyright 2012 AWR Corporation. All rights reserved. AWR is a National Instruments Company. AWR, the AWR logo and APLAC are registered trademarks and MRHB is a trademark of AWR Corporation. Other product and company names listed are trademarks or trade names of their respective companies.



Contact:

AWR Corporation
Sherry Hess
Vice President of Marketing
(310) 726-3000
Email Contact

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Ansys’ John Lee on Cultivating Trust within his Team
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
The Role of the Portable Stimulus Standard in VLSI Development
Jobs
Senior Staff Engineer for Samsung Electronics at San Jose, California
Physical Design Engineer (Multiple Openings) for Samsung Electronics at Austin, Texas
RF Design Engineer for Blockwork IT at San Francisco, California
FPGA Design Verification Engineer for General Dynamics Mission Systems at Dedham, Massachusetts
Senior SOC Design Engineer for Nvidia at Santa Clara, California
Advanced Mechanical Engineer for General Dynamics Mission Systems at Marion, Virginia
Upcoming Events
SEMICON Southeast Asia 2024 at MITEC Kuala Lumpur Malaysia - May 28 - 30, 2024
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024
Design Automation Conference (DAC) 2024 at Moscone West, San Francisco CA - Jun 23 - 27, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise