New VeriLogger Extreme Simulator Supports Symbolic Libraries, 5X Faster Runtime Optimizations; Try a 6-month Test Drive

SynaptiCAD has recently released an updated version of their Verilog simulator, VeriLogger Extreme. The new version supports compiling source files to symbolic libraries, enabling faster compiles of designs that share a common set of source files such as ASIC/FPGA libraries. The new version also performs gate-level and cycle-based optimizations for faster simulation times (5x faster on gate level designs, 6x faster on designs that use cycle-based coding practices). Other enhancements include reduced memory consumption during compilation and simulation, faster design elaboration, increased compatibility with 3rd party simulator language-extensions, and support for more Verilog 2005 features.

For more information on VeriLogger Extreme see the  VeriLogger Extreme high-performance compiled-code Verilog Simulator page.

Free 6-Month License

For a limited time, SynaptiCAD will be giving away free "no strings attached" 6 month licenses for VeriLogger Extreme. Free licenses will be available for both Linux and Windows versions of the simulator. Unlike the lower cost simulators typically provided with FPGA tools, SynaptiCAD's simulator is being distributed without any code that slows down the simulator when run on larger designs.

Pricing

A perpetual node-locked license for the VeriLogger Command-Line simulator sells for $2000 on Windows. Floating licenses sell for $4000 on Windows and $5000 on Unix. SynaptiCAD also sells a node-locked bundled version of the simulator combined with the BugHunter graphical debugger for $4000 on Windows. Lease pricing is also available.

Marketing Contact

For any questions concerning this press release, please contact Donna Mitchell at 540-953-3390 or email at donna@syncad.com.




Review Article Be the first to review this article
Aldec

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automation of the UVM Register Abstraction Layer
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Virtual 2020 CEO Outlook Set for June 17
Colin WallsEmbedded Software
by Colin Walls
Multiple constructors in C++
Jobs
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Software Engineer for EDA Careers at RTP, North Carolina
Senior Layout Engineer for EDA Careers at EAST COAST, California
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Upcoming Events
Sensors Expo & Conference at McEnery Convention Center 150 W. San Carlos Street SAN JOSE CA - Jun 22 - 24, 2020
Nanotech 2020 Conference and Expo at National Harbor MD - Jun 29 - 1, 2020
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020 at Limassol Hotel, Amathus Area, Pareklisia Cyprus - Jul 6 - 8, 2020
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise