Media Alert: Cadence Demonstrates Collaboration, Innovation and Technology Leadership at 49th DAC

SAN JOSE, CA -- (Marketwire) -- May 22, 2012 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, will demonstrate the latest innovations and solutions to key technology challenges, solved in collaboration with customers and partners, at DAC 2012.

DAC 2012 will take place at the Moscone Convention Center in San Francisco

Sunday, June 3 through Thursday, June 7, 2012

Connect with Cadence and its partners at DAC for a variety of live presentations in Booth 1930, featuring real-world solutions to help design teams innovate and succeed with the highest quality silicon, system-on-chip devices, and complete systems.

Cadence demo suites feature the latest advantages in mixed-signal, low-power, RTL-to-GDSII, custom/analog, functional verification, verification IP, system development and HW/SW integration, high-level synthesis, signoff analysis, and PCB and packaging. Demo Suites Schedule

Cadence will once again host the EDA360 Theater featuring more than 40 presentations from Cadence, its partners, and customers who will share their experiences and results.

Cadence technologists will discuss industry trends and technology advancements at a wide variety of sessions at DAC 2012. See complete schedule.

Collaboration across the electronics industry is necessary to address the most advanced technology challenges. This year, Cadence will also participate in several partner booths, including:

  • - Booth 1202
  • TSMC - Booth 2430
  • ARM - Booths 1414 and 802
  • Samsung - Booth 2001
  • TowerJazz - Booth 1105
  • Si2 - Booth 1214

Attend Cadence breakfasts and luncheons to explore challenges and solutions in the critical areas of advanced node design, custom IC design, mixed-signal design and verification, and system development. Cadence, its customers, and ecosystem partners will share project experiences and successes at a series of events. To register, click here.

Monday, June 4 Luncheon - Overcoming Variability and Productivity Challenges in Your High-Performance, Advanced Node, Custom/Analog Design
Speakers: Francois Lemery, CAD Project Manager, STMicroelectronics, Vinod Kariat, Fellow, Cadence, Thomas Volden, Architect, Cadence
Time: 11:30 AM - 1:00 PM
Location: 270-276 (Moscone Convention Center)

Tuesday, June 5 Breakfast - Addressing Hardware/Software Co-Development, System Integration, and Time to Market
Speakers: LSI Corp and Cadence
Time: 7:30 AM - 10:00 AM
Location: 270-276 (Moscone Convention Center)

Tuesday, June 5 Luncheon - Overcoming the Challenges of Embedding Ultra Low-Power, ARM 32-bit Processors into Analog/Mixed-Signal Designs
Speakers: Rob Cosaro, MCU System and Architecture group, NXP, Keith Clarke, VP Embedded Processors, ARM, John Murphy, Alliance Group Director, Cadence, Mladen Nizic, Engineering Director, Cadence, Jamie Davey, ARM Alliance Director, Cadence
Time: 11:30 AM - 1:00 PM
Location: 270-276 (Moscone Convention Center)

Wednesday June 6 Breakfast - The Path to Yielding at 2(x)nm and Beyond
Speakers: Cadence, IBM, Samsung
Time: 7:30 AM - 9:00 AM
Location: 270-276 (Moscone Convention Center)

The Denali Party by Cadence is on and will take place at Ruby Skye, the number-one nightclub and special events venue/bar located in San Francisco just off Union Square.

The Denali Party by Cadence
Tuesday, June 5
Time: 8:30 pm to 12:30 am

A complete listing of Cadence activities at DAC can be found here.

About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at

Add to Digg Bookmark with Add to Newsvine

For more information, please contact:
Nancy Szymanski
Cadence Design Systems

Email Contact

Review Article Be the first to review this article

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automation of the UVM Register Abstraction Layer
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Virtual 2020 CEO Outlook Set for June 17
Colin WallsEmbedded Software
by Colin Walls
Multiple constructors in C++
Software Engineer for EDA Careers at RTP, North Carolina
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Senior Layout Engineer for EDA Careers at EAST COAST, California
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Upcoming Events
Sensors Expo & Conference at McEnery Convention Center 150 W. San Carlos Street SAN JOSE CA - Jun 22 - 24, 2020
Nanotech 2020 Conference and Expo at National Harbor MD - Jun 29 - 1, 2020
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020 at Limassol Hotel, Amathus Area, Pareklisia Cyprus - Jul 6 - 8, 2020
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020

© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise