IPL Alliance Announces IPL 2.0 and Appoints New Chair for Constraint Working Group

MOUNTAN VIEW, Calif., June 4, 2012 — (PRNewswire) — �The Interoperable PDK Libraries (IPL) Alliance today announced IPL 2.0, an updated release of the semiconductor industry's first open standard for interoperable Process Design Kits (iPDKs). The IPL 2.0 reference kit includes an iPDK developer's guide, a sample 40-nanometer (nm) reference iPDK, a reference design and a user guide. It is ready now for validation by IPL Alliance members. In related news, the IPL Alliance appointed Ed Petrus from Mentor Graphics as the new chair for the IPL Constraint Working Group. In addition, the IPL Alliance will host its annual IPL Luncheon at the 49th Design Automation Conference (DAC) in San Francisco, California.

The IPL Alliance, which includes members from major electronic design automation (EDA), semiconductor and foundry companies, released IPL 1.0, the industry's first open standard for iPDKs, in 2010. IPL 2.0 uses the same specification of the standard and adds a new 40-nm reference iPDK in addition to the 90-nm reference iPDK in IPL 1.0. The iPDK standard is based on the OpenAccess database and uses standard languages and a unified architecture to enable interoperability among all EDA vendor tools. Engineering teams only need to develop a single PDK for each process node, which reduces development costs, shortens design cycles and provides designers with earlier access to advanced process technologies across multiple tools. IPL Alliance members are validating IPL 2.0 now, and it is targeted for public download by end of year 2012.

The IPL Constraint Working Group includes members from Altera, Ciranova, Mentor Graphics, Pulsic, SpringSoft, Synopsys and TSMC. Additionally, Xilinx and STMicroelectronics are acting in an advisory role. The working group has delivered the IPL Constraints 1.1 in 2011 and now is planning for its next phase by soliciting donations of additional constraint types for the next version of the standard to meet emerging design challenges. Ed Petrus, the newly appointed chair, has more than 25 years of experience in the EDA industry. Prior to joining Mentor Graphics, Mr. Petrus was the co-founder of Ciranova, a board member company of the IPL Alliance. He is also the vice-chair of Si2's OPDK initiative.

"IPL Alliance members continue collaborating to create and promote standards for an interoperable custom design ecosystem," said Jingwen Yuan, president of the IPL Alliance and strategic alliance manager at Synopsys. "We are seeing broad adoption of the iPDK standard by EDA companies that offer iPDK-compliant tools and foundries that deliver iPDKs to their customers. We are excited to have EDA veteran Ed Petrus lead the IPL Constraint Working Group and look forward to the next major release of the constraint standard."

The IPL Alliance will present IPL 2.0 and the latest updates regarding its working groups at the 49th DAC in San Francisco, California. The IPL Luncheon is scheduled for Tuesday, June 5, from 12:00 p.m. to 1:30 p.m. in the Golden Gate Ballroom B at the Marriott Hotel in San Francisco. The IPL Alliance is also featured in the Standards Booth #1170. Please visit the IPL website at http://www.IPLnow.com to register for IPL DAC events.

About the IPL Alliance

The IPL Alliance is an industry standards organization established to develop an interoperable ecosystem for custom design by creating and promoting interoperable PDK standards. There are currently 30 semiconductor and EDA company members. For more information, please visit the IPL Alliance website at http://www.IPLnow.com  or contact Email Contact

Jingwen Yuan
IPL Alliance
Email Contact



IPL Alliance
Web: http://www.IPLnow.com

Review Article Be the first to review this article
DAC 2020

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Meet the New Cylynt, Fighting Software Piracy Around the Globe
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Smart Assembly of SoC Designs
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Senior Layout Engineer for EDA Careers at EAST COAST, California
Software Engineer for EDA Careers at RTP, North Carolina
Upcoming Events
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020
SEMICON West 2020 - Virtual Event at - Jul 20 - 23, 2020
Semicon Southeast Asia 2020 at MITEC Kuala Lumpur Malaysia - Aug 11 - 13, 2020
Drive World Conference & Expo at Santa Clara Convention Center Santa Clara CA - Aug 11 - 13, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers

© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise