Tanner EDA Provides Leap in Design Team Productivity with Release v16 of Widely-installed HiPer Silicon Full-flow Analog, Mixed-signal Design Suite

v16 offers unprecedented interoperability and performance with addition of OpenAccess database, new features and significantly greater functionality

MONROVIA, California – March 5, 2013– Tanner EDA, the catalyst for innovation for the design, layout and
verification of analog and mixed-signal integrated circuits (ICs), has released version 16 of the company’s HiPer Silicon full-flow design suite, offering designers a complete analog and mixed-signal design flow from digital (HDL) and analog (Spice, Verilog-A) electrical design and simulation, through synthesis to physical
layout and verification. HiPer Silicon v16 contains new features and functionality, including:

New capabilities for back-end (layout):

  • OpenAccess database support for PDK and EDA tool interoperability
  • Collaborative design / multi-user design control for enhanced team productivity
  • Improved file loading and rendering speeds
  • Improved performance of physical verification ( HiPer Verify)

New capabilities for front-end (schematic capture, simulation, waveform viewing):

  • Integrated mixed-signal simulation (Verilog-AMS co-simulation)
  • Parametric plots, scatter plots and improved text control and graphics manipulation

HiPer Silicon v16 with OpenAccess provides users with unprecedented interoperability and advanced capability, offering an alternative tool flow for those seeking high productivity with improved price-performance. Whether designing IP blocks, discrete circuits or complete SoCs, OpenAccess designs can be easily shared between designers and engineering teams across other tool flows.  As Kenton Veeder of Senseeker Engineering, Inc. said, “I really like the OpenAccess capabilities. I also like the increased control over axis labels in [waveform editor] W-Edit.” Veteran user Mark Wadsworth, Tangent Technologies founder, commented, “Overall v16 is a winner – great job Tanner EDA!”

“The adoption of OpenAccess for L-Edit offers analog, mixed-signal and MEMS designers greater flexibility and the opportunity to integrate our hallmark layout tool into large design environments,” said Greg Lebsack, Tanner EDA’s president. “Our commitment to interoperability and integration with ecosystem partners is part of our twenty-five year heritage as an EDA tool provider; it’s an essential part of our company DNA.”

Pricing and Availability

HiPer Silicon v16 is available now for the Windows operating system. A Linux version will be available later in Q2 2013.  For additional information, visit the Tanner EDA website at www.tannereda.com, contact Tanner EDA Sales by phone (626-471-9700), or email Email Contact

About Tanner EDA

Tanner EDA provides a complete line of software solutions that drive innovation for the design, layout and verification of analog and mixed-signal (A/MS) integrated circuits (ICs) and MEMS. Customers are
creating breakthrough applications in areas such as power management, displays and imaging, automotive, consumer electronics, life sciences, and RF devices. A low learning curve, high interoperability, and a powerful user interface improve design team productivity and enable a low total cost of ownership
(TCO). Capability and performance are matched by low support requirements and high support capability as well as an ecosystem of partners that bring advanced apabilities to A/MS designs.

Founded in 1988, Tanner EDA solutions eliver just the right mixture of features, functionality and usability. The ompany has shipped over 33,000 licenses of its software to more than 5,000 ustomers in 67 countries.

HiPer erify, HiPer Silicon, Tanner Tools, L-Edit, S-Edit and W-Edit are trademarks f Tanner Research, Inc. Any other trademarks or trade names mentioned are the roperty of their respective owners.

#          #          #

Media Contact :

Linda Marchant, Cayenne Communication LLC -- 919-451-0776
Email Contact



 



Read the complete story ...


Review Article Be the first to review this article
Aldec

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automation of the UVM Register Abstraction Layer
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Virtual 2020 CEO Outlook Set for June 17
Colin WallsEmbedded Software
by Colin Walls
Multiple constructors in C++
Jobs
Senior Layout Engineer for EDA Careers at EAST COAST, California
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Software Engineer for EDA Careers at RTP, North Carolina
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Upcoming Events
Sensors Expo & Conference at McEnery Convention Center 150 W. San Carlos Street SAN JOSE CA - Jun 22 - 24, 2020
Nanotech 2020 Conference and Expo at National Harbor MD - Jun 29 - 1, 2020
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020 at Limassol Hotel, Amathus Area, Pareklisia Cyprus - Jul 6 - 8, 2020
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020
Verific: SystemVerilog & VHDL Parsers



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise