Intilop and Altera to perform live demo of 5th Gen 10G 76 ns TCP and UDP Offload cores implemented in FPGA-NICs using Altera's OpenCLTM at the Low Latency Conference on May 1st in New York City, NY

A 3-Server system running Intilop's UDP Offload Core and Altera OpenCL SDK implementing NASDAQ's OPRA feed and simultaneously running TCP Offloaded traffic delivering unprecedented sub micro second full system latency. Stratix V FPGA board from Nallatech

SANTA CLARA, Calif., April 25, 2013 — (PRNewswire) — Intilop, Inc. a pioneer and a recognized leader in providing Ultra-Low latency network acceleration Mega IP cores and systems solutions, announced they will showcase their hyper performance FPGA-NIC system solutions using Altera's Stratix V Nallatech 385board  powered by their 5th Gen. SX-Series 10G Ultra-Low latency 76 ns TCP and UDP Offload Cores delivering sub-micro second wire-to-host total latency. This is the only FPGA NIC that runs TCP and UDP simultaneously on same or separate physical ports that delivers this level of unprecedented performance. The live demo will be shown in Intilop's booth #201 at the Low Latency Conference taking place May 1st, 2013 at Convene (formerly Sentry) Centers, New York City, NY.

Customers will be able to use Intilop's UDP IP-Core and system with OpenCL for implementing complex algorithms on FPGAs that will be combining the programming language with the parallel processing capabilities to deliver significantly higher system performance and shorter development times. The industry leading Ultra-low-latency 10G TCP Offload with integrated OpenCL will be available soon.

"We are achieving the best synergies, with our ultra-Low latency protocol accelerators combined with Altera's robust and stable C-based OpenCL solution that not only substantially accelerates development time of high-performance, FPGA-based complex systems, but also improves time-to-market for our customers," said Kelly Masood, CTO at Intilop corporation.

"The financial trading market is eager for solutions that minimize delay and helps meet compliance requirements," said Allan Cantle, president and founder of Nallatech. "By joining forces with Altera and Intilop, we can offer a complete FPGA-based acceleration card that delivers ultra-low latency and high performance, without sacrificing the power efficiency that high frequency trading applications demand."

Intilop's UDP, TCP Offload engines and other solutions are targeted at end equipment-makers that provide solutions to financial markets, web servers, email servers, high-end servers in Data centers; cloud computing, Government network systems and University campus network systems.

About Intilop:
Intilop is a developer, recognized leader and pioneer in advanced networking silicon IP and system solutions, custom hardware solutions, SoC/ASIC/FPGA integrator and total system solutions provider for Networking, Network Security, storage and Embedded Systems.

About Altera
Altera® programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more about Altera's FPGA, CPLD and ASIC devices at www.altera.com. Follow Altera via Facebook, RSS and Twitter.

About Nallatech
Nallatech, a subsidiary of Interconnect Systems, Inc. ( www.isipkg.com), is a leading supplier of accelerated-computing solutions. Nallatech has deployed several of the world's largest FPGA hybrid compute clusters, and is focused on delivering scalable solutions that deliver high performance per watt, per dollar.

Website: www.intilop.com
Pricing and product info contact: Email Contact 
The Low-Latency Summit will be held at Convene (formerly) Sentry Centers, 730 Third Avenue, New York. http://low-latency.com/event/low-latency-summit-2013-nyc-spring 
Booth No. 201

Intilop Corporation. 4800 Great America Blvd. Ste. 231. Santa Clara, CA 95054.  PH: 408-496-0333
OpenCL and the OpenCL logo are trademarks of Apple, Inc. used by permission by Khronos.

SOURCE Intilop

Contact:
Intilop
Altera
Web: http://www.intilop.com




Review Article Be the first to review this article

 Advanced Asembly

Featured Video
Editorial
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
IBM’s 2nm chip; EDA updates; AI updates; acquisitions
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Next Week’s Main Event: The ESD Alliance CEO Outlook
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating the UVM Register Abstraction Layer (RAL)
Jobs
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
SoC Physical Design Engineer for Qualcomm at Austin, Texas
Senior Staff Field Application Engineer for Global Foundaries at Santa Clara, California
Test and Measurement System Architect for Xilinx at San Jose, California
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
Upcoming Events
DVCon China 2021 at Shanghai China - May 26, 2021
CadenceLIVE Americas 2021 at United States - Jun 8 - 9, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
SEMICON Southeast Asia 2021 Hybrid Event at Setia SPICE Convention Centre Penang Malaysia - Aug 23 - 27, 2021
Verific: SystemVerilog & VHDL Parsers



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise