Athena Expands Extensive FFT/DFT Processor Line

Introduces New Pipelined and Parallel Pipelined Multi-Radix FFT/DFT IP Cores

Gainesville, FL, April 29, 2013 -- The Athena Group, Inc., a leading provider of high-performance, low-power signal processing IP cores, today announced the availability of multiple new FFT/DFT processors as well as expanded capabilities within the existing product line. New introductions include low-latency FFT/DFT solutions for LTE applications, with parallel pipelined architectures that process multiple samples every clock.

The new FFT/DFT architectures significantly improve processing speed by eliminating or minimizing the switching delays when changing transform lengths. As with the original members of the Athena FFT/DFT product line, these new processors are ideal for LTE applications, with support for radices 2, 3, 4, and 5, and composite length transforms based on these radices. The parallel pipelined version accepts 2 or 4 operands per clock and produces 2 or 4 results per clock, reducing latency dramatically. To ease system integration, Athena has also introduced multiple post-scaling options for all pipelined FFT/DFT cores. Both word-based and block-based scaling options are available and enable very high dynamic range solutions when used in conjunction with Athena´s internal overflow-protected architecture.

ASIC solutions are available at frequencies of 500 MHz and more, and optimized FPGA implementations are also available for all the major FPGA families. Each design kit includes a bit-accurate C model, a simulation model and testbenches, a targeted netlist optimized for your process/library/clock frequency, and optional RTL.

“Athena has a great history of designing state-of-the-art FFT/DFT processors with the features, flexibility, and performance our customers demand,” says Stuart Audley, Director of Engineering at Athena. “The new additions to Athena´s line of FFT/DFT processors continue in this tradition, by exceeding performance and latency requirements for new communication protocols, such as LTE Advanced, while delivering the area and power efficiencies our customers have come to expect.”
Athena´s proprietary Atomic DSP™ technology enables rapid configuration and implementation of IP cores, with each delivery specifically optimized for unique performance and area requirements. Years of research and development have produced a sophisticated portfolio of Athena signal processing IP cores, with exceptional performance and efficiency in the FFT/DFT product line.
Athena´s technology scales to very high performance levels while maintaining superior efficiency, making it ideal for the most challenging applications. Whether that challenge is speed or power, applications ranging from GPS to WiFi, LTE, and even space-based reconfigurable receivers all rely upon Athena’s technology.

About The Athena Group, Inc.

For over 25 years, Athena´s leading-edge security and signal processing intellectual property (IP) cores have set the standard in overall performance, efficiency, and silicon area. Today, Athena offers a broad portfolio of solutions, from ciphers to security microprocessors, and from transforms to high performance FFT/DFT arrays. When your project needs world-class FPGA or ASIC technology, talk to Athena.

Athena was founded in 1986 and is privately held. For more information, please visit  www.athena-group.com.


Contact:

Pat Rugg,
VP Sales and Marketing

The Athena Group, Inc.
408 W. University Avenue, Suite 306
Gainesville, FL 32601
Tel: (352) 371-2567 ext. 307
Toll-free: (800) 741-7440
Email Contact 




Review Article Be the first to review this article
Aldec

 Advanced Asembly

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
What’s on Tap from the ESD Alliance? Plenty! Read On …
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating IP and SoC Development
Jobs
Test and Measurement System Architect for Xilinx at San Jose, California
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
Sr Engineer - RF/mmWave IC Design for Global Foundaries at Santa Clara, California
Staff SerDes Applications Design Engineer for Xilinx at San Jose, California
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
Upcoming Events
Simulation World at United States - Apr 20 - 21, 2021
Virtual ASMC 2021 at United States - May 10 - 12, 2021
DVCon China 2021 at Shanghai China - May 26, 2021
CadenceLIVE Americas 2021 at United States - Jun 8 - 9, 2021
Verific: SystemVerilog & VHDL Parsers



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise