EdXact Releases PowerMOS option with Viso 1.6

Design Solution for Embedded PowerMOS Transistor Arrays

May 15, 2013 -- Grenoble, France -- Backend verification specialist EdXact SA today announces the availability of a new design aid for designers of PowerMOS transistor arrays. The new option comes along with Viso™, now available in version 1.6.

The problem which is addressed here is the design of integrated powerMOS transistors, which are used more and more widely in mobile applications. Applications are for instance DC-DC converters in processors or generally speaking power management systems.

The powerMOS transistors are typically designed in large arrays of elementary lateral MOS transistors, which are interconnected with meshes of metal on different layers. Viso allows to determine the global parameters and to investigate and improve the local contribution of the interconnect mesh.

The designer of powerMOS transistors needs to determine in a fast way several key characteristics of the powerMOS array he is designing. Among the most important ones are the on-resistance RDS,on and the input- and output – capacitances Ciss and Coss.

Integrated into standard design flows, Viso relies on the existing layout extraction tools of the major EDA software vendors. It concentrates on the key parameters of the powerMOS array with an extremely fast turnaround time. A typical analysis of an array of 6000 elementary transistors can be finished in less than 15 minutes. An additional analysis allows verifying design rules for electro-migration (EM) reliability.

A whitepaper on the design of PowerMOS arrays using Viso can be downloaded on the company’s webpage.

About EdXact

Founded in 2004, EdXact SA focuses on electronic design tools aimed at physical verification tasks. EdXact’s innovative model order reduction technology helps to accelerate extensive backend verifications in complex IC design cycles. EdXact is headquartered in Grenoble area, France with sales offices in California, Japan, Korea and Taiwan.

For additional information: http://www.edxact.com

Or contact: Email Contact

Or call Mathias at: +33.4.76.66.89.80




Review Article Be the first to review this article
Aldec

 Advanced Asembly

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
You’re Invited! CEO Outlook May 18
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating the UVM Register Abstraction Layer (RAL)
Jobs
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
ASIC SoC Verification Engineer for Ericsson at Austin, Texas
Staff SerDes Applications Design Engineer for Xilinx at San Jose, California
Test and Measurement System Architect for Xilinx at San Jose, California
Business Operations Planner for Global Foundaries at Santa Clara, California
Sr Engineer - RF/mmWave IC Design for Global Foundaries at Santa Clara, California
Upcoming Events
DVCon China 2021 at Shanghai China - May 26, 2021
CadenceLIVE Americas 2021 at United States - Jun 8 - 9, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
SEMICON Southeast Asia 2021 Hybrid Event at Setia SPICE Convention Centre Penang Malaysia - Aug 23 - 27, 2021
Verific: SystemVerilog & VHDL Parsers



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise