Si2 Co-Sponsors Low Power Standardization Futures Meeting at DAC

AUSTIN, Texas — (BUSINESS WIRE) — May 29, 2013 — The Silicon Integration Initiative (Si2) will be co-sponsoring a Low Power Standardization Futures Meeting on June 3, from 2PM – 4PM, in Room 9ABC of the Austin Convention Center at the Design Automation Conference (DAC). The meeting will focus on low power standardization futures. Presentations on this topic will be made by representatives of Si2 and other standards organizations, with the bulk of the meeting centered around an open industry discussion on future low power modeling requirements. There is no charge for attending, but please register here so we can plan properly: http://www.si2.org/?page=1544.

An introduction to this meeting will be presented in the Si2 Booth #1427 at 11AM on June 3, and other presentations on the topic of low-power design can be found at this link: https://www.si2.org/?page=1651.

Si2 is also holding the Si2 25th Anniversary Luncheon Celebration on June 3, in Room 9ABC in the Austin Convention Center at 12 noon. Later that day at 4:30 the Annual Si2 Open Reception will be held in the same room. Refreshments will be provided. Both events are free of charge. More information including registration details can be found at this link: http://www.si2.org/?page=1544. Cadence Design Systems and Spectral Design & Test are sponsors for these two events.

About Si2

Si2 is the largest organization of industry-leading semiconductor, systems, EDA and manufacturing companies focused on the development and adoption of standards to improve the way integrated circuits are designed and manufactured. Now in its 25th year, Si2 is uniquely positioned to enable timely collaboration through dedicated staff and a strong implementation focus driven by its member companies. Si2 represents over 80 companies involved in all parts of the silicon supply chain throughout the world. See www.si2.org.



Contact:

Silicon Integration Initiative
William Bayer, 512-342-2244, ext. 304




Review Article Be the first to review this article
DAC 2020

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Modesto (Mo) CasasGlobal Business in EDA
by Modesto (Mo) Casas
The Contingent Purchase Order Reassures Buyer and Seller
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Meet the New Cylynt, Fighting Software Piracy Around the Globe
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Smart Assembly of SoC Designs
Jobs
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Digital Design ASIC Manager for EDA Careers at RTP, North Carolina
Senior Physical Design/Layout Engineer for EDA Careers at EAST COAST, California
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Upcoming Events
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020
SEMICON West 2020 - Virtual Event at - Jul 20 - 23, 2020
Semicon Southeast Asia 2020 at MITEC Kuala Lumpur Malaysia - Aug 11 - 13, 2020
Drive World Conference & Expo at Santa Clara Convention Center Santa Clara CA - Aug 11 - 13, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits:



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise