Mentor Graphics Adds Embedded Memories to the Kronos Cell Characterization and Analysis Platform

WILSONVILLE, Ore. — (BUSINESS WIRE) — June 24, 2013Mentor Graphics Corp. (NASDAQ: MENT) today announced it has expanded the Kronos™ Cell Characterization and Analysis platform to include embedded memories. The Kronos platform quickly produces accurate performance models for standard cells, I/Os, complex cells and embedded memories within an advanced, integrated environment.

Characterization and analysis of embedded memories poses unique challenges: large circuit size can lead to excessive runtime, complex internal circuitry and a variety of choices available for pin-bus models requires a high level of automation. The Kronos platform addresses these challenges with proven, integrated capabilities.

In managing the characterization and analysis of embedded memories, the Kronos platform delivers ease of configuration that enables an automatic characterization flow. The automated flow runs netlist reduction, all simulations and creates complete .libs. The flow employs fast simulation techniques and precise circuit setup and measurement controls.

Accurate Models
At 45nm and below, speed and power consumption are much more sensitive to environmental conditions including voltage and noise. Therefore, producing accurate models at the appropriate conditions is critical to achieving design success. The Kronos platform quickly generates accurate and complete timing/power models and incorporates unique methods for noise immunity and signal integrity to avoid design problems that otherwise might not be detected until failure analysis.

High Throughput
The Kronos Platform’s advanced algorithms and efficient job distribution reduces characterization time from weeks to days. During characterization, SPICE simulations are continuously monitored, and numerous data checks and recovery mechanisms significantly improve turn-around time by pinpointing specific model results and simulations if a problem is detected. The Kronos technology is tightly integrated to the Mentor® Eldo® SPICE simulator providing 3X performance improvement over loose, API type simulator integrations.

“Today many of our customers are trying to perform very exhaustive standard cell characterization across many technologies including analog, flash and CMOS. Some of these organizations are characterizing up to 100 corners,” said Robert Hum, vice president and general manager, Deep Submicron Division (DSM), Mentor Graphics. “By providing leading standard cell characterization and analysis technology deeply integrated with Eldo, our industry leading SPICE simulator, we are helping these customers conduct very thorough characterization while cutting days off their characterization time.”

About Mentor Graphics
Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year of about $1,090 million. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.

(Mentor Graphics, Mentor and Eldo are registered trademarks and Kronos is a trademark of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.)



Contact:

Mentor Graphics
Carole Dunn, 503-685-4716
Email Contact
or
Sonia Harrison, 503-685-1165
Email Contact




Review Article Be the first to review this article
Aldec

 Advanced Asembly

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
What’s on Tap from the ESD Alliance? Plenty! Read On …
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating IP and SoC Development
Jobs
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
SerDes Applications Design Engineer for Xilinx at San Jose, California
Circuit Design & Layout Simulation Engineer - Co-Op (Spring 2021) for Global Foundaries at Santa Clara, California
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
Business Operations Planner for Global Foundaries at Santa Clara, California
Upcoming Events
Simulation World at United States - Apr 20 - 21, 2021
Virtual ASMC 2021 at United States - May 10 - 12, 2021
DVCon China 2021 at Shanghai China - May 26, 2021
CadenceLIVE Americas 2021 at United States - Jun 8 - 9, 2021
True Circuits PHY



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise