ClioSoft SOS Chosen by VIA Telecom for Analog/ Mixed-signal Design Project with Cadence Virtuoso Custom IC Design Flow

REMONT, Calif., July 9, 2013 – VIA Telecom, a leading provider of CDMA baseband processor solutions, has chosen ClioSoft SOS for its analog/ mixed-signal design teams. ClioSoft, Inc. is the developer of the premier hardware configuration management (HCM) solutions for the electronics design industry.

VIA Telecom selected ClioSoft SOS as their major collaboration platform for its easy-to-use model and the seamless integration with the Cadence Virtuoso®  platform and its related products. The fast emerging market of mobile communication IC requires a shortened design cycle and a high level of multiple-IP integration, but no compromise on the robustness of products. ClioSoft SOS empowers the circuit design team with the flexibility of information sharing and design collaboration. This greatly accelerates the process of IP assembly and circuits, or system-level verification, while not sacrificing the quality of the design.

“VIA Telecom believes that ClioSoft SOS will help the project execution effectively and improve the efficiency of design data and IP management,” said Shih-An Yu, Design Manager at VIA Telecom.

“We are proud to help VIA Telecom collaborate effectively and enhance the sharing and management of design data and IP across the enterprise,” said Srinath Anantharaman, founder and CEO of ClioSoft. 

About ClioSoft:

ClioSoft is the premier developer of hardware configuration management (HCM) solutions. The company's SOS Design Collaboration platform is built from the ground up to handle the requirements of hardware design flows. The SOS platform provides a sophisticated multi-site development environment that enables global team collaboration, design and IP reuse, and efficient management of design data from concept through tape-out. Custom engineered adaptors seamlessly integrate SOS with leading design flows – Agilent’s Advanced Design System (ADS), Cadence’s Virtuoso® Custom IC, Mentor’s Pyxis Custom IC Design, Synopsys’ Galaxy Custom Designer and Laker™ Custom Design. The Visual Design Diff (VDD) engine enables designers to easily identify changes between two versions of a schematic or layout or the entire design hierarchy below by graphically highlighting the differences directly in the editors.

All trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.

#              #              #

Note to Editors :

A Mandarin translation of this announcement is available from Asia-Pacific contacts.

Media Contacts:

For ClioSoft : Linda Marchant, Cayenne Communication, 919-451-0776, Email Contact

Asia-Pacific contacts

 

China                                  Taiwan:
ContactConnie Fu                       ContactMandy Chu


Acconsys                                 Grand Technology,Inc.
Email 
Email Contact              Email
Email Contact
Tel: +86-21-5459-1058                   Tel:+886-3-5622675


Read the complete story ...


Review Article Be the first to review this article
Aldec

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automation of the UVM Register Abstraction Layer
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Virtual 2020 CEO Outlook Set for June 17
Colin WallsEmbedded Software
by Colin Walls
Multiple constructors in C++
Jobs
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Senior Layout Engineer for EDA Careers at EAST COAST, California
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Software Engineer for EDA Careers at RTP, North Carolina
Upcoming Events
Sensors Expo & Conference at McEnery Convention Center 150 W. San Carlos Street SAN JOSE CA - Jun 22 - 24, 2020
Nanotech 2020 Conference and Expo at National Harbor MD - Jun 29 - 1, 2020
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020 at Limassol Hotel, Amathus Area, Pareklisia Cyprus - Jul 6 - 8, 2020
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise