Tachyon Design Automation Announces Major CVC Verilog Compiler Release

New features provide unique FST wave form dumping and toggle coverage

MINNEAPOLIS, July 10, 2013 — (PRNewswire) — Tachyon Design Automation today announced a major release 6.5 of CVC compiled Verilog simulator. CVC 6.5 adds precisely controllable net toggle recording and reporting along with simplified test bench toggle result merging. Capacity and speed of value change dumping to FST format value change files (supported by the GTKWave wave form viewer) has been improved so that wave form dumping has almost no overhead because unused CPU cores process and output FST value changes.

"With CVC's high speed and recent improvements in computer performance, utilizing accurate delay Verilog simulation results to improve design understanding and power saving has become a problem. CVC 6.5 is the only commercial quality Verilog simulator that supports the new fastest and smallest file size FST wave form dump format. CVC utilizes unused processor cores to eliminate most dumping overhead. The new toggle coverage feature provides accurate and precise information about signal switching that no static analysis tool can possibly calculate again with almost no reduction in simulation speed." stated Steven Meyer, President of Tachyon DA.

About CVC and Tachyon Design Automation

Tachyon Design Automation specializes in electronic design automation (EDA) software. Our flagship CVC product is a fast full IEEE 1364 standard high capacity compiled digital Verilog simulator.

For more information visit Tachyon DA web site www.tachyon-da.com. To determine CVC pricing or to evaluate CVC contact Tachyon Design Automation sales at 612-371-2023 or send email to Email Contact. To see CVC's superior speed, download and run open core benchmarks from www.tachyon-da.com/verilog_benchmarks.htm and compare results against your current Verilog simulator.

Trademarks - All registered trademarks and other trademarks belong to their respective owners.   

SOURCE Tachyon Design Automation Corp.

Contact:
Tachyon Design Automation Corp.
Steven Meyer
Email Contact
Web: http://www.tachyon-da.com




Review Article Be the first to review this article
Aldec

New Customer Special

Featured Video
Jobs
Senior Account Managers… FORMAL VERIFICATION...VALLEY for EDA Careers at San Jose, California
Senior Layout Engineer for EDA Careers at EAST COAST, California
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Senior and (less) Senior Design Verification Engineers for EDA Careers at San Jose and Austin, California
Upcoming Events
Embedded Vision Summit 2020 at Santa Clara Convention Center Santa Clara CA - May 18 - 21, 2020
Sensors Expo & Conference at McEnery Convention Center 150 W. San Carlos Street SAN JOSE CA - Jun 22 - 24, 2020
Nanotech 2020 Conference and Expo at National Harbor MD - Jun 29 - 1, 2020
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020 at Limassol Hotel, Amathus Area, Pareklisia Cyprus - Jul 6 - 8, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise