DesignCon Recognizes Altera for Outstanding FPGA and SoC Innovations

Altera Wins Two 2014 DesignVision Awards for its 14 nm Stratix 10 FPGAs and SoCs and ARM DS-5 Altera Edition Toolkit for SoCs

SAN JOSE, Calif., Feb. 4, 2014 — (PRNewswire) — Altera Corporation (NASDAQ: ALTR) today announced it received two DesignVision Awards at DesignCon 2014 for its innovations in FPGA and SoC technology. Altera's next-generation, 14 nm Stratix 10 FPGAs and SoCs won for best semiconductor and IP, and the ARM® Development Studio 5 (DS-5™) Altera Edition toolkit won for best design verification tool. Altera was presented with the two DesignVision Awards at a ceremony held at the Santa Clara Convention Center during DesignCon 2014.

Started in 2005, the DesignVision Award recognizes technologies, applications, products and services judged to be the most unique and beneficial to the industry. DesignVision Award candidates are judged based on innovation, uniqueness, market impact, customer benefits and value to society.

Janine Love, technical director, DesignCon, UBM Tech, commented, "We had quite a challenging time choosing these winners among all of the innovative products we judged. Ultimately, our 2014 winners represent the best of the best in each of their respective industries."

Altera's next-generation high-performance Stratix® 10 FPGAs and SoCs were recognized by the judges for offering breakthrough advantages in performance, power savings and system integration. Based on Intel's 14 nm 3D Tri-Gate transistor technology, Stratix 10 FPGAs and SoCs are designed to enable the highest performance, most power-efficient applications in the communications, military, broadcast and compute and storage markets. Stratix 10 FPGAs and SoCs feature a new high-performance architecture that will deliver up to 2X the core performance of current high-end FPGAs. For power-sensitive application, Stratix 10 devices deliver up to 70 percent lower power compared with current high-end FPGAs. Stratix 10 SoCs integrate a 64-bit quad-core ARM Cortex™-A53 processor to offer the industry's most versatile heterogeneous computing platform.

Altera's ARM DS-5 Altera Edition toolkit was recognized by judges for its ability to remove the debugging barrier between the integrated dual-core CPU subsystem and FPGA fabric in Altera SoC devices. The DS-5 Altera Edition toolkit combines the most advanced multi-core debugger for the ARM architecture with the ability to adapt to the logic contained in the FPGA. The toolkit provides embedded software developers an unprecedented level of full-chip visibility and control through the standard DS-5 user interface.

"Innovation drives Altera and enables us to push the envelope with our silicon and software solutions," said Danny Biran, senior vice president of corporate strategy and marketing at Altera Corporation. "Creating technologies that enhance our customers' end systems and improve their design productivity enables Altera to be at the forefront of ushering in a new era of innovation and progress for the industry."

About Altera

Altera® programmable solutions enable designers of electronic systems to rapidly and cost effectively innovate, differentiate and win in their markets. Altera offers FPGAs, SoCs, CPLDs, ASICs and complementary technologies, such as power management, to provide high-value solutions to customers worldwide. Follow Altera via Facebook, Twitter, LinkedIn, Google+ and RSS, and subscribe to product update emails and newsletters. Visit http://www.altera.com.

ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at  www.altera.com/legal.

Editor Contact:
Steve Gabriel
Altera Corporation
(408) 544-6846
Email Contact

SOURCE Altera Corporation

Contact:
Altera Corporation
Web: http://www.altera.com




Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Breaking Down Chip Design Functional Verification with Breker’s Adnan Hamid
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Welcome Back to DAC – in Person – in San Francisco
Vincent ThibautArteris IP Blog
by Vincent Thibaut
Why Automate Traceability?
Jobs
Logic Design Engineer for Intel at Santa Clara, California
NAND Hardware Engineer for Apple Inc at Cupertino, California
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
Circuit Design & Layout Simulation Engineer - Co-Op (Spring 2021) for Global Foundaries at Santa Clara, California
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
CSM Design Verification Lead for Apple Inc at Cupertino, California
Upcoming Events
67th Annual IEEE International Electron Devices Meeting at Hilton San Francisco Union Square hotel San Francisco - Dec 11 - 15, 2021
67th Annual International Electron Devices Meeting at Hilton San Francisco Union Square Hotel San Francisco, CA - Dec 13 - 15, 2021
DVCon India 2021 at India - Dec 14 - 16, 2021
SEMICON Japan 2021 Hybrid at Tokyo Big Sight / Online Tokyo Japan - Dec 15 - 17, 2021



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise