Tanner EDA Announces All-New Digital Place and Route Tool in Release v16.1 of HiPer Silicon Design Suite

MONROVIA, California – April 16, 2014 – Tanner EDA, the catalyst for innovation and leader for design, layout and verification of analog and mixed-signal (A/MS) integrated circuits (ICs) and (ASICs), has released version 16.1 of the company’s HiPer Silicon™ design suite, including an all-new digital place and route tool, HiPer P&R™. HiPer P&R is optimized for the needs of big-Analog/little-Digital mixed signal designs on typical analog process nodes. The new addition HiPer P&R completes Tanner EDA’s end-to-end flow for analog/mixed signal designs.

HiPer P&R features:

  • Cost-effective, integrated digital place and route tool for mixed-signal designs
  • Clock tree synthesis
  • SDF timing extraction.
  • Support for standard digital formats, including LEF/DEF, Liberty, Verilog, and SDF

 “Tanner EDA users that are developing mixed-signal ICs, or doing large chip assembly projects, can now use HiPer P&R to cost-effectively implement their designs in-house. With no hard limits on gate count, design size or interconnect layers, HiPer P&R is integrated into the L-Edit SDL flow, providing tremendous flexibility and user control at every step of the process,” said Massimo Sivilotti,  Tanner EDA’s CTO and head of engineering. “By using industry standard input and output formats, HiPer P&R leverages foundry-provided PDKs, and can be easily integrated into existing toolflows.” 


Pricing and Availability

HiPer P&R v16.1 is available for the Windows® and Linux® operating systems. For additional information, visit the Tanner EDA website at www.tannereda.com, contact Tanner EDA Sales by phone (626-471-9701), or email Email Contact.

About Tanner EDA

Tanner EDA provides a complete line of EDA software solutions that drive innovation for the design, layout and verification of analog and mixed-signal (A/MS) integrated circuits (ICs) and MEMS. Customers are creating breakthrough applications in areas such as power management, displays and imaging, automotive, consumer electronics, life sciences, and RF devices. A low learning curve, high interoperability, and a powerful user interface improve design team productivity. Tanner EDA is the price/performance leader and the industry alternative for a complete design flow, improving total cost of ownership (TCO) and reducing EDA tool expense for its global customers. Capability and performance are matched by unparalleled customer support as well as an ecosystem of partners that bring advanced capabilities to A/MS designs.

Founded in 1988, Tanner EDA solutions deliver just the right mixture of features, functionality and usability. The company has shipped over 33,000 licenses of its software to more than 5,000 customers in 67 countries.

HiPer P&R, HiPer Verify, HiPer Silicon, Tanner Tools, L-Edit, S-Edit and W-Edit are trademarks of Tanner Research, Inc. Any other trademarks or trade names mentioned are the property of their respective owners.

#          #          #

Media Contact :

Linda Marchant, Cayenne Communication LLC -- 919-451-0776 Email Contact

 




Review Article Be the first to review this article
Aldec


Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
What’s on Tap from the ESD Alliance? Plenty! Read On …
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating IP and SoC Development
Jobs
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
SerDes Applications Design Engineer for Xilinx at San Jose, California
Circuit Design & Layout Simulation Engineer - Co-Op (Spring 2021) for Global Foundaries at Santa Clara, California
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
Business Operations Planner for Global Foundaries at Santa Clara, California
Upcoming Events
Simulation World at United States - Apr 20 - 21, 2021
Virtual ASMC 2021 at United States - May 10 - 12, 2021
DVCon China 2021 at Shanghai China - May 26, 2021
CadenceLIVE Americas 2021 at United States - Jun 8 - 9, 2021
True Circuits PHY



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise