Invarian’s InVar Certified by TSMC for V1.0 16nm FinFET Process

Concurrent EM/IR validation methodology ensures design quality

SANTA CLARA, Calif. — (BUSINESS WIRE) — May 14, 2014Invarian, Inc., a provider of block-level to full-chip sign-off analysis EDA solutions, has developed advanced process node EM/IR tools that are certified for version 1.0 Design Rule Manual (DRM) of the TSMC 16nm FinFET process. Collaboration between TSMC and Invarian to support 16nm FinFET advanced designs with optimized tools ensures accurate, predictable and reliable silicon.

As the semiconductor industry transitions to FinFET technology, Invarian’s experience in electromigration and voltage-drop (EM/IR) can provide significant customer benefits. InVar can deliver physically accurate modeling results, including power, voltage, and signal. Invarian provides accuracy that correlates well with SPICE results. In addition, InVar passed the EM/IR certification using the ARM Cortex™ A15to validate needed flow integration. Invarian also provides direct iRCX support, so no intermediate or custom technology files are required.

The 16nm FinFET certification program with Invarian delivers:

  • Analysis for 16nm FinFET DRM v1.0
  • Complete coverage for DC/RMS/Peak EM rules
  • Width-dependent Peak EM rules
  • Complex Ipeak rules that require accurate Td modeling
  • Supports all Power Grid rules
  • Complete rule check support for both supply and signal nets

“Many customers, especially designing in mobile and networking markets where extremely complex SoC designs are the order of the day, are standardizing on 16nm FinFET designs for reducing leakage currents and boosting performance,” according to Jens Andersen, CEO of Invarian. “TSMC has a rigorous certification program and an aggressive effort to further Moore's Law. Invarian is pleased to be part of that effort by building a best-in-class silicon modeling solution to ensure that customers receive accurate, reliable and quality devices.”

“We welcome Invarian to our list of 16nm FinFET certified vendors,” said Suk Lee, TSMC Senior Director, Design Infrastructure Marketing Division. “The extensive collaboration between Invarian and TSMC offers our customers the ability to perform Electromigration and Voltage-drop silicon modeling with confidence for advanced process technologies, including 16nm FinFET development.”

About Invarian and InVar

Invarian is revolutionizing block-level to full-chip sign-off analysis for complex, high-performance integrated circuits (ICs). InVar consists of a new era methodology using parallel architecture and concurrent power-voltage-thermal analysis to provide engineers with fast, accurate, consistent results from gate level through the 3D package environment. Invarian sign-off analysis accuracy for analog, digital and mixed-signal ICs identifies post-manufacturing failures before tape-out, reducing costly re-spins. Customers are using this cost-effective, comprehensive solution to develop digital and analog/mixed-signal chips in areas such as mobile technology, CPUs, wireless and networking, for a variety of processes including TSMC certified 16nm. For more information visit www.Invarian.com

InVar Pioneer Power, InVar Pioneer EM/IR, InVar Pioneer Thermal, InVar Pioneer Macro Modeling and InVar 3D Frontier Platform are trademarks of Invarian, Inc. Any other trademarks or trade names mentioned are the property of their respective owners.



Contact:

Invarian, Inc.
Steve Allen, 408-219-0309
VP of Marketing and Business Development
Email Contact




Review Article Be the first to review this article
Aldec


Editorial
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Unicorns next door: high-momentum Bay Area startups
More Editorial  
Jobs
Senior Account Managers… FORMAL VERIFICATION...VALLEY for EDA Careers at San Jose, California
Hardware Engineer, Board Design for Arista Networks at Santa Clara, California
Sr. Application Engineer for Mentor Graphics at Fremont, California
Salesforce Technical Lead   East Coast  for EDA Careers at Cherry Hill, New Jersey
Upcoming Events
DVCon U.S. 2020 at DoubleTree Hotel San Jose CA - Mar 2 - 5, 2020
OFC 2020 - The Optical Networking and Communication Conference & Exhibition at San Diego Convention Center San Diego CA - Mar 8 - 12, 2020
DATE '2020 at ALPEXPO Grenoble France - Mar 9 - 13, 2020
NVIDIA’s GPU Technology Conference (GTC) at San Jose McEnery Convention Center 150 West San Carlos Street San Jose CA - Mar 22 - 26, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise